NXP Semiconductors 74LVC2G3157GMX
- Part No.:
- 74LVC2G3157GMX
- Manufacturer:
- NXP Semiconductors
- Package:
- 10-XFQFN
- Datasheet:
-
74LVC2G3157GMX.pdf
- Description:
- IC SWITCH SPDT X 2 15OHM 10XQFN
- Quantity:
- Payment:

- Shipping:

Inventory:30,020
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The 74LVC2G3157 from Nexperia is a dual low-ohmic SPDT analog switch configured as two independent 2:1 multiplexer/demultiplexer channels, each with Schmitt-trigger select inputs, 10.4 Ω typical ON resistance at 2.7 V, ±32 mA switch current capability, and operation across 1.65 V to 5.5 V supply. It enables bidirectional signal routing in precision audio paths, sensor interface multiplexing, and mixed-signal data acquisition systems.
For engineers reviewing the 74LVC2G3157 datasheet, 74LVC2G3157 pinout, 74LVC2G3157 application, or 74LVC2G3157 equivalent, key selection criteria include guaranteed break-before-make timing (≤0.5 ns), <0.1 % THD at 1 kHz with 3 V supply, isolation >−54 dB between switches at 1 MHz, and −40 °C to +125 °C extended temperature qualification.
Technical Context
This device implements two independent CMOS transmission gates with rail-to-rail analog signal handling, Schmitt-trigger select inputs for noise immunity across full VCC range, and break-before-make switching architecture verified by design per Table 9. Each channel supports bidirectional signal flow between common terminal (nZ) and either of two independent terminals (nY0/nY1), controlled by a dedicated digital select input (nS).
Switch performance is characterized across voltage (1.65–5.5 V), temperature (−40 °C to +125 °C), and signal conditions: ON-resistance flatness ≤1.5 Ω at 5 V, charge injection ≤7.5 pC at 5.5 V, and crosstalk ≤−54 dB between channels at 1 MHz - all specified under recommended operating conditions without derating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON Resistance (typ) | 6.2 Ω at VCC = 5 V / 32 mA - ensures minimal insertion loss in high-fidelity analog paths |
| Supply Voltage Range | 1.65 V to 5.5 V - supports direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic and analog domains |
| Switch Current Rating | ±32 mA - enables driving moderate loads such as ADC input buffers or op-amp feedback networks |
| Break-Before-Make Time | ≤0.5 ns - prevents momentary short-circuit between nY0 and nY1 during channel switching |
| Isolation (OFF-state) | −54 dB at 1 MHz - suppresses signal coupling between active and inactive channels in multi-channel systems |
| THD | 0.078 % at VCC = 3–4.5 V - preserves signal fidelity in audio and sensor front-end applications |
| Operating Temperature | −40 °C to +125 °C - qualified for industrial and automotive under-hood environments |
Pinout & Package
TSSOP10 plastic thin shrink small outline package (SOT552-1), 3 mm body width, 0.5 mm pitch, 10-pin surface-mount with pin 1 indicator in lower-left corner below marking code 'YJ'.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1S, 5S | Select input (Channel 1 & 2) | Digital control lines with Schmitt-trigger thresholds - tolerate slow edges and reject noise across full VCC |
| 1Z, 2Z | Common I/O terminal | Bidirectional analog path shared between both switch positions; connects to system signal bus or ADC input |
| 1Y0/1Y1, 2Y0/2Y1 | Independent I/O terminals | Two selectable analog paths per channel; support source/sink configurations up to ±32 mA |
| GND (Pin 3) | Ground reference | Primary return path for switch current and logic circuitry; must be low-impedance for THD and isolation performance |
| VCC (Pin 8) | Supply voltage | Power rail for both analog switch core and digital control logic; decoupling required within 10 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (1.65–5.5 V) | Eliminates level-shifting circuitry when interfacing 1.8 V microcontrollers with 5 V analog subsystems |
| Break-before-make switching | Guarantees no overlap conduction between Y0 and Y1, preventing signal contention in multiplexed sensor arrays |
| Low charge injection (≤7.5 pC) | Minimizes voltage glitch on high-impedance nodes like sample-and-hold capacitors or precision ADC inputs |
| High OFF-state isolation (−54 dB) | Enables simultaneous sampling of multiple sensors without cross-talk degradation in 16-bit+ data acquisition |
| TTL-compatible inputs at 3.3 V | Direct connection to legacy 3.3 V logic families without pull-up resistors or translators |
Applications
| Audio Signal Routing | Sensor Multiplexing |
|---|---|
|
Use Scenario: Selecting between microphone inputs or line-level sources in portable audio codecs. IC Role / Device Role / Timing Role: Bidirectional analog switch providing low-distortion path selection with <0.1 % THD at 1 kHz. Use Value: Maintains SNR >95 dB and preserves phase coherence across input channels without external buffering. |
Use Scenario: Scanning 8 thermistor or RTD channels into a single precision ADC in industrial PLC modules. IC Role / Device Role / Timing Role: Dual SPDT switch enabling sequential channel access with guaranteed break-before-make timing. Use Value: Prevents measurement corruption from channel overlap; supports 16-bit resolution with <1 LSB error contribution. |
| Data Acquisition Front-End | Test Equipment Signal Path |
|
Use Scenario: Routing differential sensor outputs to instrumentation amplifier inputs in medical ECG monitors. IC Role / Device Role / Timing Role: Low-ON-resistance analog switch minimizing gain error and thermal noise in high-Z front-end stages. Use Value: 6.2 Ω RON contributes <0.01 % gain error at 10 kΩ source impedance; flatness ≤1.5 Ω ensures consistent channel matching. |
Use Scenario: Configuring signal paths in automated test equipment (ATE) for DUT stimulus/response routing. IC Role / Device Role / Timing Role: High-isolation SPDT switch isolating stimulus generators from measurement receivers during self-test sequences. Use Value: −54 dB isolation prevents leakage-induced false triggers; 300 MHz −3 dB bandwidth supports fast edge testing up to 100 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TS5A23157DCUR | Single-channel SPDT, 0.9 Ω RON at 3.3 V, but only rated to +85 °C and lacks Schmitt-trigger inputs | Lower RON suits ultra-low-loss audio paths, but not suitable for industrial temperature or noisy control environments | Choose 74LVC2G3157 when dual-channel integration, −40 °C to +125 °C operation, or noise-immune control is required |
| ADG732BRUZ | 32-channel SPST, 4 Ω RON, serial SPI interface, higher supply current (1 μA vs 0.1 μA), no break-before-make guarantee | Offers high channel count for dense multiplexing but requires MCU firmware overhead and lacks deterministic switching timing | Choose 74LVC2G3157 for simple parallel control, deterministic timing, and minimal quiescent power in dual-channel use cases |
Compared with TS5A23157DCUR and ADG732BRUZ, the 74LVC2G3157 delivers dual-channel integration with guaranteed break-before-make timing, extended temperature qualification, and Schmitt-trigger noise immunity - making it optimal for robust, low-overhead analog routing in industrial and portable systems where reliability and simplicity are prioritized over ultra-low RON or high channel density.
Availability
The 74LVC2G3157 is available at Aetrix Electronics and suitable for industrial automation, portable medical devices, and test instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVC2G3157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability essential semiconductors for automotive, industrial, and consumer markets.
The 74LVC2G3157 belongs to Nexperia's LVC logic family designed for low-voltage, high-speed analog and digital signal switching with robust ESD protection and wide supply flexibility.
FAQ
What is the maximum allowable switch voltage for the 74LVC2G3157?
The 74LVC2G3157 supports switch voltages from −0.5 V to VCC + 0.5 V in both enable and disable modes, as defined in Table 5. This rail-to-rail analog capability allows signals to swing fully between ground and supply without clipping, provided the absolute maximum ratings (−0.5 V to +6.5 V) are not exceeded. The 74LVC2G3157 maintains low distortion and flat ON resistance across this range when operated within recommended conditions.
Does the 74LVC2G3157 support bidirectional signal flow?
Yes, the 74LVC2G3157 supports fully bidirectional analog signal flow on all switch terminals (nZ, nY0, nY1). Each channel functions identically in either direction, with identical ON resistance, capacitance, and leakage characteristics regardless of signal source/sink configuration. This makes the 74LVC2G3157 suitable for both multiplexing and demultiplexing topologies without performance trade-offs.
How does the Schmitt-trigger input improve noise immunity in the 74LVC2G3157?
The Schmitt-trigger action on both select inputs (1S and 2S) provides hysteresis of typically 0.3 V to 0.5 V across the 1.65–5.5 V supply range, rejecting slow-rising or noisy control signals that could cause metastability or unintended switching. This eliminates the need for external RC filtering and ensures reliable channel selection even in electrically noisy industrial environments - a key differentiator of the 74LVC2G3157 versus standard CMOS-input analog switches.
What is the thermal derating behavior of the 74LVC2G3157 in TSSOP10 package?
For the SOT552-1 (TSSOP10) package, the 74LVC2G3157 has a total power dissipation limit of 250 mW at Tamb ≤ 120 °C, with linear derating of 8.3 mW/K above that temperature. At +125 °C ambient, the maximum allowable Ptot is reduced to 208 mW. This derating ensures safe operation under worst-case industrial thermal conditions while maintaining specified electrical performance for the 74LVC2G3157.
Can the 74LVC2G3157 be used with 5 V logic while powered from 3.3 V?
Yes - the 74LVC2G3157 select inputs accept voltages up to 5.5 V regardless of VCC, enabling direct interfacing with 5 V logic controllers while operating the analog switch core from a 3.3 V supply. This eliminates level shifters in mixed-voltage systems. The 74LVC2G3157 maintains full functionality and specified timing (e.g., ten ≤ 5.7 ns at 3.3 V) under this condition, as confirmed in Table 6 and Section 2.
74LVC2G3157GMX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LVC
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 15Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 1.65V ~ 5.5V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 5.7ns, 3.8ns
- -3db Bandwidth:
- 300MHz
- Charge Injection:
- 7.5pC
- Channel Capacitance (CS(off), CD(off)):
- 6pF
- Current - Leakage (IS(off)) (Max):
- 5µA
- Crosstalk:
- -54dB @ 10MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-XQFN (1.55x2)
74LVC2G3157GMX FAQ
1.How can I place an order for 74LVC2G3157GMX through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC2G3157GMX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC2G3157GMX reliable?
The price and inventory of 74LVC2G3157GMX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC2G3157GMX is usually 5 days.
3.What payment methods are accepted for 74LVC2G3157GMX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC2G3157GMX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC2G3157GMX?
74LVC2G3157GMX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC2G3157GMX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC2G3157GMX?
For technical support, including 74LVC2G3157GMX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC2G3157GMX requirements.
6.How does Aetrix verify that 74LVC2G3157GMX is sourced from the original manufacturer or authorized distributors?
All 74LVC2G3157GMX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC2G3157GMX meets industry standards.
7.What is the process for return or replacement of 74LVC2G3157GMX?
All 74LVC2G3157GMX units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC2G3157GMX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC2G3157GMX part is unused and in its original packaging.
Return procedure for 74LVC2G3157GMX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC2G3157GMX Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

