Nexperia USA Inc. 74LVC2G32DC,125
- Part No.:
- 74LVC2G32DC,125
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
74LVC2G32DC,125.pdf
- Description:
- IC GATE OR 2CH 2-INP 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:31,968
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC2G32DC,125 from Nexperia is a dual 2-input OR gate logic IC in VSSOP8 package (SOT765-1), operating from 1.65 V to 5.5 V supply, featuring 5 V-tolerant inputs, Schmitt-trigger inputs for noise immunity, and IOFF partial power-down protection. It enables level translation between 3.3 V and 5 V domains in compact space-constrained digital interfaces.
For engineers reviewing the 74LVC2G32DC,125 datasheet, 74LVC2G32DC,125 pinout, 74LVC2G32DC,125 application, or 74LVC2G32DC,125 equivalent, this device serves as a low-power, high-noise-immunity dual OR gate with verified 24 mA output drive at 3.0 V, -40 °C to +125 °C operation, and JEDEC-compliant ESD robustness (HBM >2000 V).
Technical Context
This device implements two independent OR logic functions with Schmitt-trigger inputs that accept slow-rising/falling signals without oscillation, enabling reliable interfacing with mechanical switches or noisy sensor outputs. Each gate supports rail-to-rail input voltage range up to 5.5 V regardless of VCC.
The IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current during hot-insertion or partial system power-down-critical for mixed-voltage board architectures. Propagation delay ranges from 0.7 ns (at 5 V) to 8.8 ns (at 1.65 V), with guaranteed timing across full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Dual 2-input OR gate - provides two independent Boolean OR operations per package. |
| Supply Voltage Range | 1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V systems. |
| Input Voltage Tolerance | Up to 5.5 V - allows direct connection to 5 V TTL/CMOS sources even when VCC = 1.65 V–3.3 V. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive multiple LVC/LVT inputs or small capacitive loads without buffering. |
| Propagation Delay | 0.7 ns (min) to 4.0 ns (max) at VCC = 4.5–5.5 V - ensures fast signal combining in timing-critical paths. |
| IOFF Leakage Current | ±2 μA max at VCC = 0 V - prevents damaging back-current during power sequencing or hot-swap events. |
| Operating Temperature | -40 °C to +125 °C - qualified for industrial and extended-temperature embedded control applications. |
| ESD Robustness | HBM >2000 V, CDM >1000 V - withstands handling and board-level electrostatic discharge per JEDEC standards. |
Pinout & Package
VSSOP8 plastic very thin shrink small outline package (SOT765-1); 8 leads; body width 2.3 mm; lead length 0.5 mm; pin 1 index located on lower-left corner below marking code "V32".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A | First input of Gate 1 - accepts 0–5.5 V logic signals independent of VCC. |
| 2 | VCC | Positive supply rail - powers both gates; must be decoupled locally. |
| 3 | 1B | Second input of Gate 1 - Schmitt-triggered for noise rejection on slow edges. |
| 4 | 1Y | Output of Gate 1 - drives downstream logic with ±24 mA capability at 3.0 V. |
| 5 | 2Y | Output of Gate 2 - electrically isolated from Gate 1; shares same VCC/GND. |
| 6 | 2B | Second input of Gate 2 - identical electrical behavior to 1B. |
| 7 | GND | Ground reference - return path for all internal currents and output sinks. |
| 8 | 2A | First input of Gate 2 - fully 5 V tolerant; compatible with mixed-voltage source domains. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Enables clean switching with slow-rising signals (e.g., mechanical switches, RC networks) without chatter or metastability. |
| IOFF partial power-down | Disables outputs when VCC = 0 V, eliminating backflow current during hot-plug or staged power sequencing. |
| Wide supply range (1.65–5.5 V) | Eliminates need for external level shifters in multi-rail systems; simplifies BOM and layout. |
| 5 V-tolerant I/O | Accepts 5 V inputs while operating at 1.65 V–3.3 V, enabling seamless interface between legacy and modern logic families. |
| Low dynamic power (CPD = 14 pF) | Reduces switching power consumption in high-frequency enable/control paths, critical for battery-powered devices. |
Applications
| Industrial Control Logic | USB Peripheral Interface |
|---|---|
|
Use Scenario: Combining fault signals from multiple sensors (e.g., overtemp, overcurrent, communication timeout) into a single OR'd alert line feeding a microcontroller interrupt. IC Role / Device Role / Timing Role: Dual OR gate performing real-time logical aggregation with sub-4 ns propagation at 3.3 V, ensuring immediate fault detection. Use Value: Eliminates software polling overhead and reduces MCU wake-up latency by delivering hardware-level fault prioritization. |
Use Scenario: Enabling USB device enumeration by OR-ing multiple USB suspend/resume status flags before routing to a USB transceiver's EN pin. IC Role / Device Role / Timing Role: Level-translating OR gate accepting 5 V USB PHY signals and driving 3.3 V transceiver logic with 24 mA sink/source. Use Value: Guarantees clean, glitch-free enable assertion during USB state transitions across voltage domains. |
| Automotive Body Controller | IoT Sensor Hub Aggregation |
|
Use Scenario: Merging door-open, trunk-open, and hood-open switch inputs into a unified "body intrusion" signal for vehicle security module. IC Role / Device Role / Timing Role: Noise-immune OR gate with Schmitt-trigger inputs rejecting bounce from mechanical switches and EMI in chassis environment. Use Value: Prevents false alarms caused by contact bounce or conducted noise, improving system reliability without added firmware debounce. |
Use Scenario: Consolidating wake-on-event signals from multiple low-power environmental sensors (temperature, humidity, motion) into one interrupt line for an ARM Cortex-M0+ host. IC Role / Device Role / Timing Role: Ultra-low ICC (≤4 μA) dual OR gate enabling always-on wake logic with negligible battery drain. Use Value: Extends coin-cell battery life beyond 5 years in maintenance-free wireless sensor nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 2-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G32DBVR | TI part in SOT-23-8 package; identical logic function but lacks IOFF circuitry and has higher ICC (10 μA typical vs. 4 μA max). | Not suitable for partial power-down scenarios where backflow current must be blocked during VCC = 0 V. | Select only if IOFF is unnecessary and SOT-23-8 footprint compatibility is required. |
| 74AUP2G32DC,125 | Nexperia AUP variant in same VSSOP8 package; lower VCC range (0.8–3.6 V), reduced drive (±4 mA), and slower tpd (max 12.2 ns at 1.2 V). | Better suited for ultra-low-power, sub-1.8 V systems but incompatible with 5 V input domains. | Choose when supply is strictly ≤3.3 V and power budget is tighter than speed requirements. |
Compared with SN74LVC2G32DBVR, the 74LVC2G32DC,125 offers superior power-down safety via IOFF and lower static current; versus 74AUP2G32DC,125, it delivers higher speed, stronger drive, and 5 V input tolerance at the cost of slightly higher active power.
Availability
74LVC2G32DC,125 is available at Aetrix Electronics and suitable for industrial control logic, USB peripheral interface design, automotive body controllers, and IoT sensor hub aggregation requiring stable component supply across extended temperature ranges.
Supply support for 74LVC2G32DC,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with global R&D and manufacturing infrastructure focused on reliability and efficiency.
The 74LVC2G32 belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, designed for robust, low-power, mixed-voltage digital interfacing in industrial, computing, and consumer applications.
FAQ
Can 74LVC2G32DC,125 operate with VCC = 1.65 V while accepting 5 V inputs?
Yes. The device supports 5 V-tolerant inputs across its full 1.65 V–5.5 V supply range. Input voltage may reach 5.5 V regardless of VCC level, enabling true level translation without external components. This is confirmed in Table 6 (Recommended Operating Conditions) and Table 5 (Limiting Values) of the datasheet.
What is the maximum capacitive load the outputs can drive reliably?
The outputs are characterized to drive up to 50 pF load capacitance with specified propagation delay and output voltage levels, as defined in Table 10 (Test Data) under conditions including CL = 50 pF and RL = 500 Ω. Driving heavier loads increases delay and may degrade VOL/VOH margins; derating is recommended beyond 50 pF.
Does the IOFF feature require external biasing or control signals?
No. IOFF is fully automatic and requires no external configuration. When VCC drops to 0 V, the internal circuitry disables both outputs to high-impedance state, preventing current flow from powered inputs into the unpowered device. This behavior is intrinsic to the silicon design and verified in Table 7 (Static Characteristics) under IOFF leakage conditions.
Is the 74LVC2G32DC,125 RoHS compliant and halogen-free?
Yes. Nexperia confirms RoHS compliance and halogen-free status for the 74LVC2G32DC,125 per its product change notification PCN-2021-001 and material declarations published on the Nexperia website. The VSSOP8 package (SOT765-1) uses lead-free matte tin terminations and meets JEDEC J-STD-609 Class 1 requirements.
74LVC2G32DC,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- OR Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.7V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 3.2ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
74LVC2G32DC,125 FAQ
1.How can I place an order for 74LVC2G32DC,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC2G32DC,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC2G32DC,125 reliable?
The price and inventory of 74LVC2G32DC,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC2G32DC,125 is usually 5 days.
3.What payment methods are accepted for 74LVC2G32DC,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC2G32DC,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC2G32DC,125?
74LVC2G32DC,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC2G32DC,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC2G32DC,125?
For technical support, including 74LVC2G32DC,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC2G32DC,125 requirements.
6.How does Aetrix verify that 74LVC2G32DC,125 is sourced from the original manufacturer or authorized distributors?
All 74LVC2G32DC,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC2G32DC,125 meets industry standards.
7.What is the process for return or replacement of 74LVC2G32DC,125?
All 74LVC2G32DC,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC2G32DC,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC2G32DC,125 part is unused and in its original packaging.
Return procedure for 74LVC2G32DC,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC2G32DC,125 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
