NXP Semiconductors 74LVC332BQX
- Part No.:
- 74LVC332BQX
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
74LVC332BQX.pdf
- Description:
- IC GATE OR 3CH 3-INP 14DHVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,094
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC332BQX from NXP Semiconductors is a triple 3-input OR gate logic IC designed for level translation between 3.3 V and 5 V systems. It features Schmitt-trigger inputs for noise immunity, operates from 1.2 V to 3.6 V supply, accepts input voltages up to 5.5 V, and delivers propagation delays as low as 0.8 ns at 3.3 V in industrial temperature range (−40 °C to +125 °C). It is used in bus arbitration, control signal combining, and mixed-voltage interface circuits.
For engineers reviewing the 74LVC332BQX datasheet, 74LVC332BQX pinout, 74LVC332BQX application, or 74LVC332BQX equivalent, key selection criteria include its 14-terminal DHVQFN package, 3.3 V/5 V input tolerance, −40 °C to +125 °C operation, Schmitt-trigger input hysteresis, and guaranteed 24 mA output drive capability at 3.0 V.
Technical Context
The 74LVC332BQX implements three independent 3-input OR gates with fully buffered outputs and rail-to-rail input voltage tolerance up to 5.5 V. Its Schmitt-trigger inputs provide defined switching thresholds and immunity to slow or noisy signals, enabling reliable operation in electrically harsh environments.
It complies with JEDEC standards JESD8-7A, JESD8-5A, and JESD8-C/JESD36 across its 1.65 V–3.6 V operating range and meets stringent ESD robustness requirements: >2000 V HBM, >200 V MM, and >1000 V CDM per JESD22-A114F/A115-B/C101E.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple 3-input OR gate - provides three independent Boolean OR operations per device |
| Supply Voltage Range | 1.2 V to 3.6 V - supports low-voltage portable and battery-powered designs |
| Input Voltage Tolerance | Up to 5.5 V - enables direct interfacing with 5 V TTL and CMOS without external level shifters |
| Propagation Delay | 0.8 ns (typ) at VCC = 3.3 V - ensures high-speed signal routing in timing-critical paths |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive multiple LVC loads or moderate capacitive loads |
| Operating Temperature | −40 °C to +125 °C - qualified for extended industrial and under-hood applications |
| ESD Protection | HBM >2000 V - reduces risk of field failure during handling and assembly |
Pinout & Package
DHVQFN14 package: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body dimensions 2.5 × 3 × 0.85 mm; exposed thermal pad (non-soldered by default, may be floated or grounded).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A | Data input (Gate 1, 2, 3) | First input of each 3-input OR gate; Schmitt-trigger enabled |
| 1B, 2B, 3B | Data input (Gate 1, 2, 3) | Second input of each 3-input OR gate; tolerant to 5.5 V |
| 1C, 2C, 3C | Data input (Gate 1, 2, 3) | Third input of each 3-input OR gate; compatible with TTL logic levels |
| 1Y, 2Y, 3Y | Data output (Gate 1, 2, 3) | OR result output per gate; push-pull CMOS structure, ±24 mA capable |
| GND (Pin 7) | Ground reference | 0 V return path for all internal circuitry and I/O; must be low-impedance |
| VCC (Pin 14) | Supply voltage | Primary power rail (1.2–3.6 V); decoupling capacitor required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range | 1.2 V to 3.6 V operation enables compatibility with modern low-power microcontrollers and FPGAs |
| 5.5 V-tolerant inputs | Eliminates need for external level translators when interfacing legacy 5 V peripherals |
| Schmitt-trigger inputs | Provides hysteresis (typically 0.3–0.5 V) to reject noise on slow-rising control lines like reset or enable signals |
| JEDEC-compliant | Fully conforms to JESD8-7A, JESD8-5A, and JESD8-C/JESD36 for interoperability across voltage domains |
| High ESD robustness | Exceeds 2000 V HBM, ensuring reliability in automated PCB assembly and end-user handling |
Applications
| Industrial Control Logic | Embedded System Bus Interface |
|---|---|
Use Scenario: Combining multiple sensor fault signals into a single system-level alarm output in PLC modules. IC Role / Device Role / Timing Role: OR gate performing wired-OR aggregation of discrete status flags with noise-immune Schmitt inputs. Use Value: Reduces component count versus discrete diode-OR solutions while guaranteeing deterministic logic behavior across −40 °C to +125 °C. | Use Scenario: Translating 5 V address strobe and chip select signals from legacy microprocessor to 3.3 V FPGA configuration interface. IC Role / Device Role / Timing Role: Level-translating logic buffer with sub-1 ns propagation delay preserving timing margins. Use Value: Enables drop-in integration without redesigning PCB layout or adding discrete MOSFET translators. |
| Power Sequencing Monitor | Automated Test Equipment (ATE) |
Use Scenario: Monitoring readiness of three independent DC/DC rails (1.2 V, 1.8 V, 3.3 V) before releasing system reset. IC Role / Device Role / Timing Role: Input-conditioned OR gate generating active-high "all-rails-good" signal using Schmitt-triggered inputs. Use Value: Prevents false triggering from supply ripple or slow ramp-up edges, improving system boot reliability. | Use Scenario: Generating pass/fail strobes from parallel test result lines in boundary-scan controller logic. IC Role / Device Role / Timing Role: High-speed combinatorial logic element synchronizing asynchronous test outcomes into a unified status flag. Use Value: Delivers consistent 0.8 ns typical delay across temperature, supporting tight test cycle timing budgets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple 3-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC332PWR | TSSOP14 package (4.4 mm width); same electrical specs but different thermal profile and board footprint | Preferred where manual rework or standard pick-and-place compatibility is required over ultra-compact layout | Select when board space allows larger package and thermal management prioritizes convection over conduction |
| 74AUP332GM,115 | Lower static current (0.9 µA vs 10 µA max), wider VCC range (0.8–3.6 V), but slower max speed (7.5 ns @ 3.3 V) | Better suited for always-on battery monitoring vs high-speed control logic | Choose for ultra-low-power wake-up logic where propagation delay >5 ns is acceptable |
Compared with SN74LVC332PWR and 74AUP332GM,115, the 74LVC332BQX offers superior thermal performance via its exposed-pad DHVQFN package and fastest propagation delay in the LVC family-critical for timing-sensitive industrial control and ATE applications.
Availability
74LVC332BQX is available at Aetrix Electronics and suitable for industrial control logic, embedded system bus interfaces, power sequencing monitors, and automated test equipment requiring stable component supply across extended temperature ranges.
Supply support for 74LVC332BQX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The 74LVC332BQX belongs to NXP's LVC (Low-Voltage CMOS) logic family, engineered for high-speed, low-power, mixed-voltage interoperability in industrial and embedded control systems.
FAQ
What is the maximum input voltage rating for the 74LVC332BQX?
The 74LVC332BQX supports input voltages up to 5.5 V regardless of VCC level, enabling direct connection to 5 V TTL or CMOS outputs without external level-shifting components. This specification is absolute and applies across the full operating temperature range (−40 °C to +125 °C), as confirmed in Table 4 (Limiting Values) of the NXP datasheet Rev. 1 (2013).
Does the 74LVC332BQX require external pull-up or pull-down resistors on unused inputs?
No, the 74LVC332BQX does not require external biasing on unused inputs due to its Schmitt-trigger input structure and internally terminated design. All six unused inputs (when only one gate is used) may be left unconnected without causing floating node issues or increased power consumption. However, for best noise immunity in high-EMI environments, tying unused inputs to VCC or GND is still recommended.
What is the thermal pad on the bottom of the 74LVC332BQX package intended for?
The exposed thermal pad on the 74LVC332BQX (DHVQFN14, SOT762-1) is mechanically attached to the die substrate via conductive die attach material. Per NXP documentation, it has no electrical requirement and may remain floating or be connected to GND. Soldering it improves thermal resistance by ~15 °C/W but is optional-no electrical functionality depends on its connection.
Can the 74LVC332BQX operate reliably at 1.2 V supply voltage?
Yes, the 74LVC332BQX is fully specified to operate at 1.2 V supply voltage per Table 5 (Recommended Operating Conditions), with functional operation guaranteed and static characteristics validated. At 1.2 V, VIH is 1.08 V and VOL remains ≤0.12 V, supporting interoperability with other 1.2 V logic families in ultra-low-power applications such as battery-backed real-time clocks or sensor hubs.
How does the Schmitt-trigger input improve noise immunity in the 74LVC332BQX?
The Schmitt-trigger input in the 74LVC332BQX introduces hysteresis-typically 0.3 V to 0.5 V-between rising and falling input thresholds. This prevents multiple output transitions when input signals have slow edges or superimposed noise, making it ideal for debouncing mechanical switches, interpreting noisy sensor outputs, or recovering clean logic levels from long PCB traces without added RC filtering.
74LVC332BQX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LVC
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- OR Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 3.6V
- Current - Quiescent (Max):
- 10 µA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.12V ~ 0.8V
- Input Logic Level - High:
- 1.08V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 5.9ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DHVQFN (2.5x3)
74LVC332BQX FAQ
1.How can I place an order for 74LVC332BQX through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC332BQX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC332BQX reliable?
The price and inventory of 74LVC332BQX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC332BQX is usually 5 days.
3.What payment methods are accepted for 74LVC332BQX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC332BQX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC332BQX?
74LVC332BQX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC332BQX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC332BQX?
For technical support, including 74LVC332BQX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC332BQX requirements.
6.How does Aetrix verify that 74LVC332BQX is sourced from the original manufacturer or authorized distributors?
All 74LVC332BQX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC332BQX meets industry standards.
7.What is the process for return or replacement of 74LVC332BQX?
All 74LVC332BQX units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC332BQX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC332BQX part is unused and in its original packaging.
Return procedure for 74LVC332BQX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC332BQX Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

