NXP Semiconductors 74LVC38ADB,118
- Part No.:
- 74LVC38ADB,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74LVC38ADB,118.pdf
- Description:
- IC GATE NAND 4CH 2-INP 14SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC38ADB from NXP Semiconductors is a quad 2-input NAND gate IC with open-drain outputs, designed for level translation between 3.3 V and 5 V logic domains. It operates across 1.2 V to 5.5 V supply voltage, supports −40 °C to +125 °C ambient temperature, and features 5 V-tolerant inputs enabling mixed-voltage system interfacing in industrial control and embedded I/O expansion.
For engineers reviewing the 74LVC38ADB datasheet, 74LVC38ADB pinout, 74LVC38ADB application, or 74LVC38ADB equivalent, this device is selected for wired-OR bus implementation, I²C pull-up compatibility, and voltage-level bridging where open-drain drive and wide VCC range are required.
Technical Context
The 74LVC38ADB implements four independent NAND gates, each with open-drain output capable of active-LOW wired-OR or active-HIGH wired-AND configurations when externally pulled up. Its input structure accepts 0 V to 5.5 V signals regardless of VCC, enabling direct connection to legacy 5 V TTL or modern 1.2 V–3.3 V CMOS logic.
Each gate exhibits propagation delays as low as 0.5 ns at VCC = 2.7 V–3.6 V and maintains <1.5 ns output skew across all four channels. The device complies with JEDEC standards JESD8-7A, JESD8-5A, and JESD8-C/JESD36 for operation across 1.65 V–3.6 V supply ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NAND with open-drain outputs - enables wired-OR bus topologies and I²C-compatible bidirectional signaling |
| Supply Voltage Range | 1.2 V to 5.5 V - supports single-supply operation in ultra-low-voltage (1.2 V) and mixed-voltage (3.3 V/5 V) systems |
| Input Voltage Tolerance | −0.5 V to +6.5 V - allows safe interfacing with 5 V logic while powered from 1.8 V or 3.3 V supplies |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor drives |
| Propagation Delay | 0.5 ns (min) at VCC = 2.7 V–3.6 V - ensures timing-critical signal conditioning in high-speed digital interfaces |
| ESD Protection | HBM >2000 V, MM >200 V, CDM >1000 V - meets robustness requirements for board-level handling and field deployment |
| Output Drive Capability | 32 mA sink at VCC = 4.5 V - sufficient to drive standard 4.7 kΩ pull-up resistors on I²C buses or LED indicators |
Pinout & Package
74LVC38ADB uses the SSOP14 package (SOT337-1): plastic shrink small outline, 14 leads, body width 5.3 mm, pitch 0.65 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 9, 12 | 1A, 2A, 3A, 4A | Independent NAND input A terminals - accept 5 V-tolerant logic signals across full VCC range |
| 2, 5, 10, 13 | 1B, 2B, 3B, 4B | Independent NAND input B terminals - enable four parallel 2-input logic functions |
| 3, 6, 8, 11 | 1Y, 2Y, 3Y, 4Y | Open-drain NAND outputs - require external pull-up; support wired-OR, bus arbitration, and level translation |
| 7 | GND | Ground reference - common return path for all logic and ESD protection circuits |
| 14 | VCC | Supply voltage input - powers internal CMOS circuitry; range 1.2 V–5.5 V defines operating voltage envelope |
Key Features
| Feature | Design Value |
|---|---|
| 5 V-tolerant inputs | Enables direct interface with legacy 5 V microcontrollers and peripherals without external level shifters |
| Wide VCC range (1.2 V–5.5 V) | Supports battery-powered IoT nodes (1.2 V–1.8 V), industrial PLCs (3.3 V), and legacy 5 V backplanes |
| Open-drain outputs | Permits shared-bus architectures (e.g., I²C, SMBus) and active-LOW wired-OR interrupt aggregation |
| JEDEC-compliant voltage ranges | Validated operation per JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V) |
| High ESD immunity | HBM >2000 V ensures reliability during PCB assembly and end-equipment field service |
Applications
| Industrial I/O Expansion | I²C Bus Level Translation |
|---|---|
Use Scenario: Adding isolated digital inputs/outputs to programmable logic controllers using 24 V field sensors and 3.3 V FPGA control logic. IC Role / Device Role / Timing Role: 74LVC38ADB acts as a voltage-translating NAND buffer, converting 24 V sensor signals (via external resistor divider) to 3.3 V logic levels while providing open-drain interrupt aggregation. Use Value: Eliminates need for discrete level-shifter ICs; single 74LVC38ADB handles four independent sensor channels with shared interrupt line. |
Use Scenario: Interfacing a 5 V microcontroller master to 3.3 V slave devices on a shared I²C bus. IC Role / Device Role / Timing Role: 74LVC38ADB provides bidirectional level translation by connecting SDA/SCL lines to open-drain outputs with separate 3.3 V and 5 V pull-ups. Use Value: Maintains I²C timing compliance (tPLZ/tPZL ≤ 4.5 ns at 3.3 V) while supporting mixed-voltage slave integration without protocol modification. |
| LED Driver Interface | Wired-OR Interrupt Bus |
Use Scenario: Driving multiple status LEDs from a low-power MCU with limited GPIO current capability. IC Role / Device Role / Timing Role: 74LVC38ADB sinks up to 32 mA per output at 4.5 V, allowing direct LED anode connection to VCC and cathode to Y pins. Use Value: Reduces BOM count by replacing discrete MOSFET drivers; supports PWM dimming via MCU-controlled NAND inputs. |
Use Scenario: Aggregating fault signals from four motor drivers into a single interrupt line for a central safety controller. IC Role / Device Role / Timing Role: Each 74LVC38ADB output connects to a shared interrupt bus with pull-up; any driver asserting LOW triggers the interrupt. Use Value: Enables hardware-based OR logic without software polling; propagation delay variation <1.5 ns prevents race conditions during simultaneous fault events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC38ADBR | TI version in same SSOP14 package; identical pinout and DC specs; tPZL max 6.9 ns at 1.65–1.95 V vs. NXP's 6.0 ns | Validated for TI-specific reference designs; slightly higher AC delay in sub-2 V operation | Select when sourcing from TI-authorized channels or requiring TI's qualification documentation |
| 74AHC38PW,118 | NXP's AHC variant in TSSOP14; higher VCC min (2.0 V), no 5 V tolerance, faster propagation (2.5 ns typ at 5 V) but incompatible input voltage range | Suitable only for 3.3 V–5 V pure systems; cannot replace 74LVC38ADB in mixed-voltage or 1.2 V–1.8 V applications | Choose only if design operates strictly above 2.0 V and requires higher speed without level translation |
Compared with SN74LVC38ADBR and 74AHC38PW,118, the 74LVC38ADB uniquely combines 1.2 V operation, 5 V input tolerance, and SSOP14 packaging-making it the sole option for ultra-low-voltage mixed-signal interfacing where pin compatibility and voltage flexibility are mandatory.
Availability
74LVC38ADB is available at Aetrix Electronics and suitable for industrial I/O expansion, I²C bus translation, LED driver interfaces, and wired-OR interrupt aggregation requiring stable component supply across extended temperature ranges.
Supply support for 74LVC38ADB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The 74LVC38ADB belongs to NXP's LVC logic family, engineered for low-voltage operation and mixed-signal interoperability in space-constrained embedded systems requiring robust level translation and bus arbitration.
FAQ
What is the minimum supply voltage for reliable operation of the 74LVC38ADB?
The 74LVC38ADB is fully specified down to 1.2 V supply voltage, with functional operation guaranteed across 1.2 V–5.5 V. At 1.2 V, static parameters including VIL and VIH remain valid, and propagation delay is characterized at 5.7 ns (typical). This enables use in ultra-low-power battery-operated devices where other logic families fail to operate.
Can the 74LVC38ADB be used to translate 5 V signals to a 1.8 V microcontroller?
Yes - the 74LVC38ADB accepts input voltages up to 6.5 V regardless of VCC, so 5 V signals applied to its A/B inputs are safely clamped and interpreted correctly when VCC = 1.8 V. Its outputs swing from GND to VCC, delivering clean 1.8 V logic levels compatible with 1.8 V MCU inputs.
Does the 74LVC38ADB support I²C bus operation?
Yes - the open-drain outputs of the 74LVC38ADB are directly compatible with I²C bus architecture. When configured with appropriate pull-up resistors on SDA/SCL lines, it enables bidirectional level translation between 3.3 V and 5 V I²C masters/slaves while maintaining timing compliance per I²C specification (tPLZ/tPZL ≤ 4.5 ns at 3.3 V).
What is the maximum output sink current for the 74LVC38ADB at 3.3 V supply?
At VCC = 3.3 V, the 74LVC38ADB guarantees a maximum output low voltage (VOL) of 0.6 V when sinking 24 mA, as specified in Table 6. This confirms reliable drive capability for standard 4.7 kΩ pull-ups on 3.3 V I²C buses or direct LED driving with current-limiting resistors.
How does the 74LVC38ADB handle unused inputs?
Unused inputs on the 74LVC38ADB must be tied to a defined logic level - either VCC or GND - to prevent floating states that increase power consumption and risk metastability. Leaving inputs unconnected violates recommended operating conditions and may cause erratic output behavior due to noise coupling or partial turn-on of internal transistors.
74LVC38ADB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LVC
- Package/Case:
- 14-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- Open Drain
- Voltage - Supply:
- 1.2V ~ 5.5V
- Current - Quiescent (Max):
- 40 µA
- Current - Output High, Low:
- -, 32mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.7V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 2.3ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SSOP
74LVC38ADB,118 FAQ
1.How can I place an order for 74LVC38ADB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC38ADB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC38ADB,118 reliable?
The price and inventory of 74LVC38ADB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC38ADB,118 is usually 5 days.
3.What payment methods are accepted for 74LVC38ADB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC38ADB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC38ADB,118?
74LVC38ADB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC38ADB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC38ADB,118?
For technical support, including 74LVC38ADB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC38ADB,118 requirements.
6.How does Aetrix verify that 74LVC38ADB,118 is sourced from the original manufacturer or authorized distributors?
All 74LVC38ADB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC38ADB,118 meets industry standards.
7.What is the process for return or replacement of 74LVC38ADB,118?
All 74LVC38ADB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC38ADB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC38ADB,118 part is unused and in its original packaging.
Return procedure for 74LVC38ADB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC38ADB,118 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

