Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

NXP Semiconductors 74LVC38APW,118

Name: 74LVC38APW,118
Brand: NXP Semiconductors
SKU: 74LVC38APW,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC38APW,118

Manufacturer:: NXP Semiconductors

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74LVC38APW,118.pdf

Description:: IC GATE NAND 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,514

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC38APW,118 from NXP Semiconductors is a quad 2-input NAND gate IC with open-drain outputs, designed for level translation between 3.3 V and 5 V logic domains. It operates across 1.2 V to 5.5 V supply voltage, supports −40 °C to +125 °C ambient range, and enables wired-OR/AND bus interfacing in mixed-voltage digital systems.

For engineers reviewing the 74LVC38APW,118 datasheet, 74LVC38APW,118 pinout, 74LVC38APW,118 application, or 74LVC38APW,118 equivalent, this device serves as a voltage-tolerant logic interface component where open-drain drive, 5 V input compatibility, and low-power CMOS operation are required in industrial control, I²C bus extension, and system-level signal conditioning.

Technical Context

The 74LVC38APW,118 implements four independent NAND gates, each with open-drain output stage enabling active-LOW wired-OR and active-HIGH wired-AND configurations. Its inputs tolerate up to 5.5 V regardless of VCC, supporting bidirectional level shifting in mixed-supply environments.

It complies with JEDEC standards JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V), and meets HBM ESD protection >2000 V per JESD22-A114F. Static and dynamic characteristics are specified across −40 °C to +125 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NAND with open-drain outputs - enables wired-logic bus sharing and level translation
Supply Voltage Range	1.2 V to 5.5 V - supports operation from ultra-low-voltage microcontrollers up to 5 V legacy systems
Input Voltage Tolerance	−0.5 V to +6.5 V - allows direct connection to 5 V TTL/CMOS inputs without external resistors or translators
Output Drive Capability	Up to 32 mA sink at 4.5 V - sufficient for driving LEDs, pull-up networks, and I²C bus loads
Propagation Delay	0.5 ns to 6.9 ns (VCC = 1.65–3.6 V) - ensures timing predictability in high-speed digital interfaces
Operating Temperature	−40 °C to +125 °C - qualified for extended industrial and under-hood automotive-adjacent applications
ESD Protection	HBM >2000 V, MM >200 V, CDM >1000 V - robust handling during board assembly and field service

Pinout & Package

TSSOP14 package (SOT402-1): plastic thin shrink small outline, 14 leads, body width 4.4 mm, 0.65 mm pitch, exposed pad not electrically connected.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 9, 12	1A, 2A, 3A, 4A	Independent NAND input A for each gate - accepts 0–5.5 V signals regardless of VCC
2, 5, 10, 13	1B, 2B, 3B, 4B	Independent NAND input B for each gate - fully 5 V tolerant and TTL-compatible
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Open-drain NAND output - requires external pull-up; supports wired-logic and bus arbitration
7	GND	Ground reference - common return path for all logic and power currents
14	VCC	Primary supply rail - powers internal logic; sets output high-level threshold and noise margins

Key Features

Feature	Design Value
5 V tolerant inputs	Enables direct interfacing with legacy 5 V logic without level-shifter ICs or resistor networks
Open-drain outputs	Permits shared-bus configurations (e.g., I²C, SMBus, interrupt lines) with single external pull-up
Wide VCC range (1.2–5.5 V)	Supports integration into battery-powered, low-voltage MCU systems and mixed-rail industrial boards
JEDEC-compliant voltage ranges	Guarantees interoperability with JEDEC-standard logic families across 1.65 V, 2.5 V, and 3.3 V domains
High ESD immunity	Meets industrial handling requirements: HBM >2000 V, CDM >1000 V, reducing field failure risk

Applications

Industrial Bus Interface	I²C Signal Extension
Use Scenario: Interfacing 3.3 V microcontroller GPIOs to 5 V sensor modules on shared control buses. IC Role / Device Role / Timing Role: Level-translating NAND gate providing open-drain logic arbitration and voltage domain isolation. Use Value: Eliminates need for discrete MOSFET translators while maintaining bus integrity and timing compliance.	Use Scenario: Extending I²C bus length by buffering SDA/SCL lines across PCB sections with different supply domains. IC Role / Device Role / Timing Role: Open-drain NAND configured as bidirectional buffer with controlled rise/fall times. Use Value: Maintains I²C timing budgets (t_BUF, t_R) across 3.3 V and 5 V segments without signal inversion.
Programmable Logic Glue	Interrupt Aggregation
Use Scenario: Combining multiple status flags from FPGA peripherals into a single active-LOW interrupt line. IC Role / Device Role / Timing Role: Wired-OR NAND gate acting as combinational logic element with deterministic propagation delay. Use Value: Reduces FPGA pin count and simplifies RTL by offloading simple logic to hardened silicon.	Use Scenario: Aggregating fault signals from motor drivers, power supplies, and thermal sensors onto one MCU interrupt pin. IC Role / Device Role / Timing Role: Open-drain NAND output tied to MCU's active-LOW interrupt input with shared pull-up. Use Value: Enables prioritized fault response without software polling; supports hot-plug detection via edge-triggered wake-up.

Industrial Bus Interface

I²C Signal Extension

Use Scenario: Interfacing 3.3 V microcontroller GPIOs to 5 V sensor modules on shared control buses.

IC Role / Device Role / Timing Role: Level-translating NAND gate providing open-drain logic arbitration and voltage domain isolation.

Use Value: Eliminates need for discrete MOSFET translators while maintaining bus integrity and timing compliance.

Use Scenario: Extending I²C bus length by buffering SDA/SCL lines across PCB sections with different supply domains.

IC Role / Device Role / Timing Role: Open-drain NAND configured as bidirectional buffer with controlled rise/fall times.

Use Value: Maintains I²C timing budgets (t_BUF, t_R) across 3.3 V and 5 V segments without signal inversion.

Programmable Logic Glue

Interrupt Aggregation

Use Scenario: Combining multiple status flags from FPGA peripherals into a single active-LOW interrupt line.

IC Role / Device Role / Timing Role: Wired-OR NAND gate acting as combinational logic element with deterministic propagation delay.

Use Value: Reduces FPGA pin count and simplifies RTL by offloading simple logic to hardened silicon.

Use Scenario: Aggregating fault signals from motor drivers, power supplies, and thermal sensors onto one MCU interrupt pin.

IC Role / Device Role / Timing Role: Open-drain NAND output tied to MCU's active-LOW interrupt input with shared pull-up.

Use Value: Enables prioritized fault response without software polling; supports hot-plug detection via edge-triggered wake-up.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NAND gate with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC38AQPWRQ1	Automotive-grade (AEC-Q100 Grade 1), same pinout and electrical specs, enhanced reliability testing	Required for automotive infotainment and ADAS subsystems; not necessary for industrial or consumer use	Select when automotive qualification and extended temperature validation are mandatory
74LVC00APW,118	Quad 2-input NAND with push-pull (not open-drain) outputs; identical VCC range and speed	Cannot perform wired-OR/AND; unsuitable for I²C, SMBus, or shared interrupt lines	Choose only if active-HIGH push-pull drive is needed and bus-sharing functionality is unnecessary

Compared with SN74LVC38AQPWRQ1, the 74LVC38APW,118 offers cost-optimized industrial performance without automotive qualification overhead; compared with 74LVC00APW,118, it provides essential open-drain flexibility for multi-drop signaling but sacrifices push-pull drive capability.

Availability

74LVC38APW,118 is available at Aetrix Electronics and suitable for industrial automation, embedded sensor hubs, and programmable logic interface applications requiring stable component supply across extended temperature ranges and mixed-voltage designs.

Supply support for 74LVC38APW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.

The 74LVC38APW,118 belongs to NXP's LVC logic family, engineered for low-voltage, high-noise-immunity digital interfacing in space-constrained and thermally demanding applications.

FAQ

What is the maximum sink current capability of the 74LVC38APW,118 outputs?

The 74LVC38APW,118 outputs support up to 32 mA sink current at VCC = 4.5 V (per output), as specified in Table 6 under VOL conditions. This rating enables direct driving of LEDs, optocouplers, and standard I²C bus loads with appropriate pull-up resistors. Exceeding this value risks exceeding absolute maximum ratings and degrading long-term reliability.

Can the 74LVC38APW,118 be used with a 1.2 V supply voltage?

Yes, the 74LVC38APW,118 is fully specified down to 1.2 V supply voltage per Table 5 (Recommended Operating Conditions). At 1.2 V, VIH is 1.08 V and VIL is 0.12 V, ensuring reliable switching with compatible low-voltage logic sources. Propagation delay increases to 5.7 ns (typical) at this voltage, as shown in Table 7.

Is the 74LVC38APW,118 pin-compatible with other 74LVC38A package variants?

Yes, the 74LVC38APW,118 (TSSOP14/SOT402-1) shares identical pin numbering and function mapping with SO14 (74LVC38AD), SSOP14 (74LVC38ADB), and DHVQFN14 (74LVC38ABQ) variants. All versions implement the same 14-pin configuration shown in Figure 4, enabling direct PCB footprint substitution within mechanical constraints.

Does the 74LVC38APW,118 require external pull-up resistors on its outputs?

Yes, the 74LVC38APW,118 outputs are open-drain and must be externally pulled up to a valid logic HIGH voltage (e.g., VCC or another rail) to generate active-HIGH signals. Pull-up values depend on bus capacitance and speed requirements; typical I²C designs use 2.2 kΩ to 10 kΩ resistors. No internal pull-ups are present.

What JEDEC standards does the 74LVC38APW,118 comply with?

The 74LVC38APW,118 complies with JEDEC standards JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V), as stated in Section 2. These define input voltage thresholds and noise margins for interoperability with standardized logic families across multiple supply domains.

74LVC38APW,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74LVC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 1.2V ~ 5.5V

Current - Quiescent (Max):: 40 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.7V ~ 2V

Max Propagation Delay @ V, Max CL:: 2.3ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74LVC38APW,118 FAQ

1.How can I place an order for 74LVC38APW,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC38APW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC38APW,118 reliable?

The price and inventory of 74LVC38APW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC38APW,118 is usually 5 days.

3.What payment methods are accepted for 74LVC38APW,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC38APW,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC38APW,118?

74LVC38APW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC38APW,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC38APW,118?

For technical support, including 74LVC38APW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC38APW,118 requirements.

6.How does Aetrix verify that 74LVC38APW,118 is sourced from the original manufacturer or authorized distributors?

All 74LVC38APW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC38APW,118 meets industry standards.

7.What is the process for return or replacement of 74LVC38APW,118?

All 74LVC38APW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC38APW,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC38APW,118 part is unused and in its original packaging.

Return procedure for 74LVC38APW,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…