NXP Semiconductors 74LVC3G06GN,115
- Part No.:
- 74LVC3G06GN,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 8-XFDFN
- Datasheet:
-
74LVC3G06GN,115.pdf
- Description:
- IC INVERTER 3CH 3-INP 8XSON
- Quantity:
- Payment:

- Shipping:

Inventory:183,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC3G06GN,115 from Nexperia is a triple inverter IC with open-drain outputs, designed for level translation between 3.3 V and 5 V logic domains. It features Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and operates across 1.65 V to 5.5 V supply. Its XSON8 package (SOT1116, 1.2 × 1.0 × 0.35 mm) supports high-density PCB layouts in industrial control and sensor interface applications.
For engineers reviewing the 74LVC3G06GN,115 datasheet, 74LVC3G06GN,115 pinout, 74LVC3G06GN,115 application, or 74LVC3G06GN,115 equivalent, key selection criteria include open-drain drive capability (−24 mA at VCC = 3.0 V), input overvoltage tolerance to 5.5 V, −40 °C to +125 °C operating range, and IOFF-enabled bus isolation during power sequencing.
Technical Context
This device integrates three independent inverting buffers, each with an open-drain output stage enabling wired-AND configurations and I²C-compatible bus driving. Schmitt-trigger inputs provide hysteresis (typ. 0.3 V at VCC = 3.3 V), improving noise margin against slow-rising signals from microcontrollers or sensors.
The IOFF circuit actively disables all outputs when VCC = 0 V, blocking back-current flow from powered buses into unpowered sections-critical for hot-swap and multi-rail system designs. Input voltage tolerance up to 5.5 V allows direct interfacing with legacy 5 V TTL outputs without external resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - Enables single-supply operation across LVC logic families and mixed-voltage systems. |
| Output Drive (VCC = 3.0 V) | −24 mA - Sinks sufficient current for LED indicators, pull-up-based I²C buses, or driving MOSFET gates directly. |
| Input Overvoltage Tolerance | 5.5 V - Accepts 5 V TTL/CMOS inputs while powered from 1.8 V or 3.3 V, eliminating level-shifter ICs. |
| Propagation Delay (VCC = 3.3 V) | 0.5 ns to 4.3 ns - Supports >100 MHz signal inversion in timing-critical paths like clock enable or reset distribution. |
| IOFF Leakage (VCC = 0 V) | ±2 μA - Prevents >100 μA backfeed current into unpowered rails, satisfying IEC 61000-4-2 system-level ESD robustness requirements. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLC I/O cards, and outdoor IoT gateways. |
| ESD Protection | HBM >2000 V, CDM >1000 V - Reduces need for external TVS diodes in board-level ESD protection schemes. |
Pinout & Package
XSON8 package (SOT1116): extremely thin small outline, no leads, 8-terminal surface-mount with 0.5 mm pitch; body dimensions 1.2 mm × 1.0 mm × 0.35 mm; thermal pad not present; pin 1 marked by index area at lower-left corner below marking "V6".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A | Input terminals | Three independent logic inputs accepting 0–5.5 V; Schmitt-triggered for noise rejection on slow edges. |
| 1Y, 2Y, 3Y | Open-drain outputs | Three active-low, current-sinking outputs requiring external pull-ups; support wired-OR logic and bus arbitration. |
| GND | Ground reference | 0 V return path for all internal circuitry and output current; must be low-impedance for stable switching. |
| VCC | Power supply | Single supply rail (1.65–5.5 V); powers all inverters and IOFF circuitry; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range | 1.65 V to 5.5 V enables use in battery-powered (1.8 V), industrial (3.3 V), and legacy (5 V) systems without redesign. |
| IOFF partial power-down | Automatically isolates outputs when VCC = 0 V, preventing back-current damage during power sequencing or hot-plug events. |
| Schmitt-trigger inputs | Input hysteresis ≥0.3 V at 3.3 V ensures reliable switching despite noisy or slow-rising signals from sensors or long traces. |
| Overvoltage-tolerant inputs | Accepts 5 V inputs while operating at 1.65 V, enabling direct connection to older microcontrollers or peripherals without level shifters. |
| High ESD robustness | HBM >2000 V and CDM >1000 V reduce field failure risk in manual assembly and end-user handling environments. |
Applications
| Industrial Sensor Interface | I²C Bus Level Translation |
|---|---|
|
Use Scenario: Interfacing 5 V analog sensor outputs to a 3.3 V microcontroller ADC input via digital enable/control lines. IC Role / Device Role / Timing Role: Inverts and translates microcontroller GPIO signals to enable/disable 5 V sensor power rails or configure sensor modes. Use Value: Eliminates discrete MOSFET level shifters; IOFF prevents sensor backfeed when MCU is in deep sleep. |
Use Scenario: Connecting 3.3 V microcontroller I²C pins to 5 V peripheral EEPROM or display driver. IC Role / Device Role / Timing Role: Acts as bidirectional open-drain buffer on SDA/SCL lines, supporting mixed-voltage I²C communication. Use Value: Provides clean signal inversion and voltage translation without adding propagation delay skew across bus lines. |
| PLC Digital Output Module | Hot-Swappable Backplane Control |
|
Use Scenario: Driving optocoupler inputs in a programmable logic controller output card with isolated 24 V loads. IC Role / Device Role / Timing Role: Inverts PLC processor logic to activate sinking outputs; open-drain outputs interface directly to optocoupler LEDs. Use Value: −24 mA sink capability at 3.3 V drives standard 10 mA optocouplers without external transistors. |
Use Scenario: Controlling power-enable signals for hot-swappable daughter cards in telecom line cards. IC Role / Device Role / Timing Role: Generates isolated enable/disable strobes with guaranteed isolation during card insertion/removal. Use Value: IOFF ensures zero back-current from powered backplane into unpowered card during insertion, meeting NEBS GR-63-CORE. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple inverter with open-drain output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC3G06DCUR | VSSOP8 package (2.3 mm width); higher thermal resistance (4.9 mW/K derating above 99 °C); identical electrical specs. | Better hand-solderability and test probe access; less suitable for ultra-dense layouts than XSON8. | Select when board assembly uses fine-pitch reflow but requires easier visual inspection or ICT fixture access. |
| 74AUP3G06GN,132 | Lower ICC (0.9 μA typical vs. 4 μA); wider VCC range (0.8–3.6 V); slower tpd (max 6.5 ns at 1.8 V). | Optimized for ultra-low-power battery devices; incompatible with 5 V input systems due to 3.6 V max VI. | Select only for sub-2 V battery-powered applications where 5 V tolerance is unnecessary and leakage must be minimized. |
Compared with SN74LVC3G06DCUR, the 74LVC3G06GN,115 offers 30 % smaller footprint and superior thermal performance in high-density layouts; compared with 74AUP3G06GN,132, it supports full 5 V input interoperability and faster switching at 3.3 V, making it the preferred choice for industrial mixed-voltage control.
Availability
74LVC3G06GN,115 is available at Aetrix Electronics and suitable for industrial sensor interfaces, PLC I/O modules, and hot-swappable telecom backplanes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVC3G06GN,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74LVC3G06GN,115 belongs to Nexperia's LVC logic family, engineered for robust mixed-voltage interoperability, low dynamic power, and system-level reliability in harsh industrial environments.
FAQ
Can 74LVC3G06GN,115 drive a 10 kΩ pull-up to 5 V while powered from 3.3 V?
Yes. With VCC = 3.3 V and VO = 0.55 V max at IO = 24 mA, the output can sink ≥0.45 mA into a 10 kΩ pull-up to 5 V (I = (5 V − 0.55 V)/10 kΩ = 0.445 mA). The device's −24 mA rating provides ample margin, ensuring reliable LOW-state logic levels even with aging or temperature drift.
Does the IOFF feature work when VCC is disconnected but GND remains connected?
Yes. IOFF activates whenever VCC is ≤0.2 V, regardless of GND continuity. With GND connected and VCC floating or grounded, the output transistors are fully disabled, limiting back-current to ±2 μA maximum-verified per Table 7's IOFF specification at VCC = 0 V.
What is the minimum recommended pull-up resistor for I²C operation at 400 kHz?
For 400 kHz I²C with 3.3 V VCC and 200 pF bus capacitance, a 2.2 kΩ pull-up ensures rise time <300 ns (per I²C spec). At VOL = 0.55 V max and IO = 24 mA, the 74LVC3G06GN,115 sustains this load while maintaining valid LOW-level voltage, confirmed by Figure 4 propagation delay data and Table 7 VOL limits.
Is the 74LVC3G06GN,115 qualified for automotive applications?
No. While rated for −40 °C to +125 °C, this part carries no AEC-Q100 qualification and is explicitly designated for industrial, computing, and consumer use per Nexperia's product status documentation. Automotive designs require verified AEC-Q100 Grade 2 or 3 variants such as 74LVC3G06GW,125.
74LVC3G06GN,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LVC
- Package/Case:
- 8-XFDFN
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- Open Drain
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- -, 32mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.7V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 2.9ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XSON (1.2x1)
74LVC3G06GN,115 FAQ
1.How can I place an order for 74LVC3G06GN,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC3G06GN,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC3G06GN,115 reliable?
The price and inventory of 74LVC3G06GN,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC3G06GN,115 is usually 5 days.
3.What payment methods are accepted for 74LVC3G06GN,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC3G06GN,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC3G06GN,115?
74LVC3G06GN,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC3G06GN,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC3G06GN,115?
For technical support, including 74LVC3G06GN,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC3G06GN,115 requirements.
6.How does Aetrix verify that 74LVC3G06GN,115 is sourced from the original manufacturer or authorized distributors?
All 74LVC3G06GN,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC3G06GN,115 meets industry standards.
7.What is the process for return or replacement of 74LVC3G06GN,115?
All 74LVC3G06GN,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC3G06GN,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC3G06GN,115 part is unused and in its original packaging.
Return procedure for 74LVC3G06GN,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC3G06GN,115 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

