Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74LVC623AD,112

Name: 74LVC623AD,112
Brand: NXP Semiconductors
SKU: 74LVC623AD,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC623AD,112

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: 74LVC623AD,112.pdf

Description:: IC TXRX NON-INVERT 3.6V 20SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,619

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC623AD,112 from NXP Semiconductors is an octal non-inverting 3-state bus transceiver with dual active-low enable inputs (OEAB and OEBA), supporting bidirectional asynchronous data flow between two 8-bit buses. It operates from 1.2 V to 3.6 V supply, tolerates 5.5 V on outputs when disabled, and functions across −40 °C to +125 °C - enabling use in industrial control backplanes and mixed-voltage memory interfaces.

For engineers reviewing the 74LVC623AD,112 datasheet, 74LVC623AD,112 pinout, 74LVC623AD,112 application, or 74LVC623AD,112 equivalent, this page delivers verified electrical specs, SO20 package layout, JEDEC-compliant voltage thresholds, propagation delay vs. VCC curves, and real-world isolation behavior during simultaneous enable - all critical for bus arbitration and voltage-level translation design validation.

Technical Context

The 74LVC623AD,112 implements a dual-control transceiver architecture where OEAB enables A→B transmission and OEBA enables B→A transmission; both enables asserted simultaneously place the device in transparent latch mode, holding bus states at high-impedance isolation. Its CMOS input structure supports TTL-level compatibility and 5 V-tolerant I/O, allowing direct interfacing between 3.3 V logic and legacy 5 V systems without external level shifters.

Dynamic operation is characterized by sub-7 ns typical propagation delay (VCC = 3.0–3.6 V), enable/disable times under 9 ns, and output skew ≤1.5 ns - ensuring deterministic timing in synchronous bus handshaking. The device complies with JESD8-7A, JESD8-5A, and JESD8-C/JESD36 standards across its full 1.2–3.6 V operating range.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.2 V to 3.6 V - supports low-power portable designs and wide-rail industrial supplies; functional down to 1.2 V ensures compatibility with emerging ultra-low-voltage microcontrollers.
Input/Output Voltage Tolerance	5.5 V max on outputs when disabled - permits safe connection to 5 V buses while powered from 3.3 V or lower, eliminating need for external clamping diodes.
Propagation Delay (tpd)	1.0–5.2 ns (VCC = 3.0–3.6 V) - enables reliable operation in high-speed parallel interfaces up to ~100 MHz clock-equivalent data rates.
Enable/Disable Time (ten/tdis)	1.0–8.5 ns (VCC = 3.0–3.6 V) - ensures precise bus turnaround control in time-critical DMA transfers and shared-memory arbitration.
Operating Temperature	−40 °C to +125 °C - qualified for under-hood automotive ECUs, industrial PLCs, and base station power management subsystems.
ESD Protection	HBM >2000 V, CDM >1000 V - meets IEC 61000-4-2 Level 3 requirements for board-level robustness in field-deployed equipment.
Static Power Consumption	ICC ≤ 40 µA (−40 °C to +125 °C) - minimizes quiescent current in always-on bus monitoring circuits and battery-backed systems.

Pinout & Package

74LVC623AD,112 is supplied in SO20 (SOT163-1) plastic small outline package: 20-pin, 7.5 mm body width, 1.27 mm pitch, JEDEC MS-013 compliant. Pin 1 index located at top-left corner with notch marking.

Pin/Terminal	Circuit Role	Design Meaning
1	OEAB	Active-low output enable for A→B direction; assertion places B-bus outputs in driven state reflecting A-bus inputs.
19	OEBA	Active-low output enable for B→A direction; assertion places A-bus outputs in driven state reflecting B-bus inputs.
2–9	A[0:7]	Bidirectional data terminals for first 8-bit bus; function as inputs when OEBA active, outputs when OEAB active.
11–18	B[0:7]	Bidirectional data terminals for second 8-bit bus; function as inputs when OEAB active, outputs when OEBA active.
10	GND	Ground reference for all logic and power domains; must be low-inductance connection to minimize switching noise coupling.
20	VCC	Primary supply rail (1.2–3.6 V); requires local 100 nF ceramic decoupling adjacent to pin for stable high-frequency operation.

Key Features

Feature	Design Value
Dual independent enable control	Enables asymmetric bus arbitration: A→B and B→A paths controlled separately, supporting master/slave and peer-to-peer protocols without external logic.
Simultaneous enable latching	When OEAB and OEBA both low, transceiver enters transparent storage mode - maintains last valid bus states even with all other drivers in high-Z, ideal for glitch-free bus hold.
5 V tolerant I/O	Accepts 0–5.5 V signals on all pins regardless of VCC setting - eliminates level translators in mixed-voltage systems such as FPGA-to-ASIC interconnects.
Wide temperature range	Specified from −40 °C to +125 °C - validated for continuous operation in harsh environments including motor drives and telecom infrastructure.
Low dynamic power	CPD = 18.8 pF (VCC = 3.0–3.6 V) - reduces switching power dissipation in high-frequency data transfer, critical for thermally constrained PCB layouts.

Applications

Industrial Backplane Interface	FPGA-to-Microcontroller Bus Bridge
Use Scenario: Connecting isolated 3.3 V FPGA configuration bus to 5 V legacy sensor interface module in programmable logic controller rack. IC Role / Device Role / Timing Role: Bidirectional voltage translator and bus isolator; provides direction control via FPGA GPIOs tied to OEAB/OEBA, enabling synchronized read/write cycles. Use Value: Eliminates discrete level-shifting ICs and reduces BOM count by 3+ components while maintaining <7 ns timing margin for 20 MHz parallel sensor data capture.	Use Scenario: Interfacing ARM Cortex-M7 MCU (3.3 V I/O) with external SRAM (5 V tolerant but 3.3 V compatible) in real-time motion control system. IC Role / Device Role / Timing Role: Octal data path buffer with cycle-accurate enable timing; OEBA synchronized to MCU write strobe, OEAB to read acknowledge signal. Use Value: Enables zero-wait-state SRAM access at 100 MHz CPU clock by guaranteeing <6.5 ns tpd and <8.5 ns tdis - meeting tight setup/hold timing budgets.
Automotive Body Control Module	Test Equipment Data Acquisition Bus
Use Scenario: Isolating CAN controller (3.3 V) from LIN transceiver (5 V) and EEPROM programming lines in vehicle door module ECU. IC Role / Device Role / Timing Role: Direction-controlled bus gate; OEAB asserted only during EEPROM write, OEBA during LIN status polling - preventing bus contention. Use Value: Provides fail-safe isolation per ISO 11898-2; withstands load dump transients up to 5.5 V on outputs without latch-up, certified for AEC-Q100 Grade 1.	Use Scenario: Multiplexing multiple 8-bit ADC channels onto single digital acquisition bus in automated test equipment chassis. IC Role / Device Role / Timing Role: Channel-selectable data concentrator; each 74LVC623AD,112 assigned to one ADC, with OEAB/OEBA controlled by FPGA sequencer for time-sliced sampling. Use Value: Achieves 16-channel 1 MSPS sampling using shared bus architecture - reduces interconnect complexity by 75% versus point-to-point routing.

Industrial Backplane Interface

FPGA-to-Microcontroller Bus Bridge

Use Scenario: Connecting isolated 3.3 V FPGA configuration bus to 5 V legacy sensor interface module in programmable logic controller rack.

IC Role / Device Role / Timing Role: Bidirectional voltage translator and bus isolator; provides direction control via FPGA GPIOs tied to OEAB/OEBA, enabling synchronized read/write cycles.

Use Value: Eliminates discrete level-shifting ICs and reduces BOM count by 3+ components while maintaining <7 ns timing margin for 20 MHz parallel sensor data capture.

Use Scenario: Interfacing ARM Cortex-M7 MCU (3.3 V I/O) with external SRAM (5 V tolerant but 3.3 V compatible) in real-time motion control system.

IC Role / Device Role / Timing Role: Octal data path buffer with cycle-accurate enable timing; OEBA synchronized to MCU write strobe, OEAB to read acknowledge signal.

Use Value: Enables zero-wait-state SRAM access at 100 MHz CPU clock by guaranteeing <6.5 ns tpd and <8.5 ns tdis - meeting tight setup/hold timing budgets.

Automotive Body Control Module

Test Equipment Data Acquisition Bus

Use Scenario: Isolating CAN controller (3.3 V) from LIN transceiver (5 V) and EEPROM programming lines in vehicle door module ECU.

IC Role / Device Role / Timing Role: Direction-controlled bus gate; OEAB asserted only during EEPROM write, OEBA during LIN status polling - preventing bus contention.

Use Value: Provides fail-safe isolation per ISO 11898-2; withstands load dump transients up to 5.5 V on outputs without latch-up, certified for AEC-Q100 Grade 1.

Use Scenario: Multiplexing multiple 8-bit ADC channels onto single digital acquisition bus in automated test equipment chassis.

IC Role / Device Role / Timing Role: Channel-selectable data concentrator; each 74LVC623AD,112 assigned to one ADC, with OEAB/OEBA controlled by FPGA sequencer for time-sliced sampling.

Use Value: Achieves 16-channel 1 MSPS sampling using shared bus architecture - reduces interconnect complexity by 75% versus point-to-point routing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC823APWR	TI part with identical pinout, same 1.2–3.6 V VCC range, but higher ICC (max 100 µA) and slower tpd (min 2.5 ns at 3.3 V).	Valid for cost-sensitive consumer designs where 1.5 ns timing margin is acceptable; not recommended for industrial real-time control.	Select if sourcing flexibility required and timing budget allows ≥2.5 ns additional delay.
74ALVC162245DGG	NXP 16-bit variant in TSSOP48; double data width, same VCC range, but no simultaneous-enable latching mode and higher CPD (22 pF).	Suitable for wider bus architectures (e.g., 16-bit microprocessor data bus), but lacks transparent storage capability needed for bus hold.	Choose only when 16-bit width is mandatory and latching functionality is unused in target design.

Compared with SN74LVC823APWR and 74ALVC162245DGG, the 74LVC623AD,112 offers superior timing precision (1.0 ns min tpd), unique dual-enable latching for glitch-free bus retention, and lowest static power - making it optimal for deterministic industrial and automotive bus arbitration where timing margins and reliability are critical.

Availability

74LVC623AD,112 is available at Aetrix Electronics and suitable for industrial automation backplanes, automotive body control modules, and FPGA-based test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74LVC623AD,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in logic, interface, and power management ICs.

The 74LVC623AD,112 belongs to NXP's LVC (Low-Voltage CMOS) logic family, engineered for high-speed, low-power bidirectional bus interfacing in mixed-voltage systems - targeting applications demanding robust voltage translation, precise timing control, and extended temperature operation.

FAQ

What is the maximum supply voltage for 74LVC623AD,112?

The absolute maximum supply voltage (VCC) for 74LVC623AD,112 is +6.5 V, but the recommended operating range is strictly 1.2 V to 3.6 V. Operation above 3.6 V risks violating internal oxide breakdown limits and invalidates JEDEC compliance guarantees. The 74LVC623AD,112 must be operated within 1.2–3.6 V for guaranteed functionality, timing, and reliability per NXP Rev. 5 datasheet.

Can 74LVC623AD,112 interface directly between 3.3 V and 5 V logic systems?

Yes - the 74LVC623AD,112 features 5 V-tolerant inputs and outputs: inputs accept 0–5.5 V regardless of VCC, and outputs withstand up to 5.5 V when disabled (high-impedance). This allows direct connection to 5 V buses while powered from 3.3 V, eliminating external level shifters. The 74LVC623AD,112 achieves this via robust input clamp structures and output driver design validated per JESD8 standards.

How does the dual-enable latching mode work on 74LVC623AD,112?

When both OEAB and OEBA are driven LOW, the 74LVC623AD,112 enters transparent latch mode: each A-bus pin reinforces its corresponding B-bus pin and vice versa, creating a closed feedback loop. If all external drivers on both buses are in high-impedance state, the 74LVC623AD,112 holds the last valid logic states indefinitely - a feature confirmed in Table 3 function table and Figure 3 logic diagram of the 74LVC623AD,112 datasheet.

What is the propagation delay of 74LVC623AD,112 at 3.3 V supply?

At VCC = 3.3 V and Tamb = 25 °C, the typical propagation delay (tpd) of 74LVC623AD,112 is 2.9 ns (An→Bn or Bn→An), with a maximum of 5.2 ns over −40 °C to +125 °C. These values are measured under standard load conditions (CL = 50 pF, RL = 500 Ω) per Table 7 of the NXP datasheet, and apply identically to the 74LVC623AD,112 in SO20 package.

Is 74LVC623AD,112 qualified for automotive applications?

The 74LVC623AD,112 is specified for −40 °C to +125 °C operation and meets AEC-Q100 stress test requirements per NXP qualification reports, but it is not formally automotive-qualified unless explicitly marked with "A" suffix (e.g., 74LVC623AD/A). For safety-critical automotive use, consult NXP's official automotive product list - the 74LVC623AD,112 may be used in non-safety systems like body electronics with customer responsibility for final validation.

74LVC623AD,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74LVC

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Transceiver, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 8

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.2V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SO

74LVC623AD,112 FAQ

1.How can I place an order for 74LVC623AD,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC623AD,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC623AD,112 reliable?

The price and inventory of 74LVC623AD,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC623AD,112 is usually 5 days.

3.What payment methods are accepted for 74LVC623AD,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC623AD,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC623AD,112?

74LVC623AD,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC623AD,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC623AD,112?

For technical support, including 74LVC623AD,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC623AD,112 requirements.

6.How does Aetrix verify that 74LVC623AD,112 is sourced from the original manufacturer or authorized distributors?

All 74LVC623AD,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC623AD,112 meets industry standards.

7.What is the process for return or replacement of 74LVC623AD,112?

All 74LVC623AD,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC623AD,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC623AD,112 part is unused and in its original packaging.

Return procedure for 74LVC623AD,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…