Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LVC74APW,112

Part No.:
74LVC74APW,112
Manufacturer:
Nexperia USA Inc.
Category:
Flip Flops
Package:
14-TSSOP (0.173", 4.40mm Width)
Datasheet:
Aetrix74LVC74APW,112.pdf
Description:
IC FF D-TYPE DUAL 1BIT 14TSSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:1,256

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LVC74APW,112 from Nexperia is a dual positive-edge-triggered D-type flip-flop with asynchronous active-LOW set (nSD) and reset (nRD), 14-pin TSSOP package, 1.2 V to 3.6 V supply range, and operation up to +125 °C - used for synchronous data latching and state storage in digital control logic, clock domain interfacing, and register file design.

For engineers reviewing the 74LVC74APW,112 datasheet, 74LVC74APW,112 pinout, 74LVC74APW,112 application, or 74LVC74APW,112 equivalent, key selection criteria include its dual independent flip-flop architecture, Schmitt-trigger inputs for noise immunity, 5 V tolerant inputs enabling mixed-voltage interfacing, and guaranteed timing at 120 MHz (VCC = 3.0–3.6 V).

Technical Context

This device implements two identical edge-triggered D flip-flops in one IC, each with fully independent data (nD), clock (nCP), set (nSD), and reset (nRD) terminals. The asynchronous nSD/nRD inputs override clock action and force outputs to defined states regardless of clock phase.

Each flip-flop features Schmitt-trigger inputs on all control and data pins, ensuring robust operation with slow-rising/falling signals. Propagation delay from nCP to nQ is as low as 1.0 ns (typical) at VCC = 3.3 V, with setup time (tsu) of 2.0 ns and hold time (th) of +1.0 ns under maximum-speed conditions.

Key Specifications

Parameter Value and Actual Design Meaning
Logic Type Dual D-type flip-flop with asynchronous set/reset - enables independent state capture per channel without shared clock gating.
Supply Voltage Range 1.2 V to 3.6 V - supports low-power IoT nodes and mixed-voltage systems interfacing with 1.8 V, 2.5 V, and 3.3 V domains.
Max Clock Frequency 120 MHz at VCC = 3.0–3.6 V - sufficient for high-speed serial interface control, address sequencing, and pipeline staging.
Input Voltage Tolerance 5 V tolerant inputs - allows direct connection to legacy 5 V logic without level shifters in mixed-supply designs.
Operating Temperature -40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O, and extended-temperature embedded controllers.
Propagation Delay (tpd) 1.0–6.5 ns (VCC = 1.2–3.6 V) - ensures predictable timing margins in synchronous state machines and clock-synchronized sampling.
ESD Protection HBM > 2000 V, CDM > 1000 V - meets industrial handling requirements and reduces board-level ESD mitigation overhead.

Pinout & Package

TSSOP14 plastic thin shrink small outline package (SOT402-1); 14 leads; body width 4.4 mm; 0.65 mm pitch; exposed pad not present; RoHS-compliant.

Pin/Terminal Circuit Role Design Meaning
1, 13 (1RD, 2RD) Asynchronous reset input (active LOW) Forces corresponding nQ output LOW independently of clock - used for power-on initialization or fault recovery.
2, 12 (1D, 2D) Data input Samples logic state on rising edge of nCP; must be stable ≥2.0 ns before clock transition for reliable capture.
3, 11 (1CP, 2CP) Clock input (LOW-to-HIGH edge-triggered) Edge-sensitive trigger - eliminates metastability risk from asynchronous clock domain crossing when synchronized properly.
4, 10 (1SD, 2SD) Asynchronous set input (active LOW) Forces corresponding nQ output HIGH regardless of clock - enables immediate state assertion for emergency control signals.
5, 9 (1Q, 2Q) True output Complementary to nQ; drives downstream logic loads up to 24 mA (VOL ≤ 0.55 V at VCC = 3.0 V).
6, 8 (1Q, 2Q) Complement output Provides inverted logic state - eliminates need for external inverters in toggle or differential signaling paths.
7 Ground (GND) Reference node for all voltage measurements and current return path; requires low-impedance PCB plane connection.
14 Supply voltage (VCC) Primary power rail; decoupling capacitor (100 nF ceramic) required within 5 mm of pin for stable high-speed switching.

Key Features

Feature Design Value
Schmitt-trigger inputs Enables reliable operation with slow or noisy signals (e.g., mechanical switch debouncing, long PCB traces) without external hysteresis components.
5 V tolerant inputs Permits direct interfacing with 5 V microcontrollers or legacy peripherals while powered from 1.8 V or 2.5 V rails - reduces BOM count and layout complexity.
Wide temperature range Specified from -40 °C to +125 °C - supports deployment in engine control units, motor drives, and outdoor industrial gateways without derating.
Low dynamic power CPD = 19.1 pF (VCC = 3.3 V) - limits switching power dissipation in battery-powered applications and dense logic arrays.
JEDEC-compliant standards Meets JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V) - ensures interoperability across voltage-tiered logic families.

Applications

Industrial Control Logic Digital Signal Sampling

Use Scenario: Latching sensor status bits (e.g., limit switches, encoder quadrature edges) in programmable logic controllers.

IC Role / Device Role / Timing Role: Dual-channel synchronous register capturing parallel status inputs on system clock edges.

Use Value: Eliminates race conditions between multiple sensors by ensuring atomic state capture aligned to master clock, improving deterministic response.

Use Scenario: Capturing ADC conversion results or digital audio sample streams into a buffered register stage.

IC Role / Device Role / Timing Role: Edge-triggered data latch synchronizing asynchronous conversion completion signals to system timing domain.

Use Value: Prevents metastability-induced bit errors during clock domain crossing, maintaining signal integrity in real-time processing pipelines.

Power Sequencing Control State Machine Register File

Use Scenario: Controlling multi-rail power supply enable sequences (e.g., FPGA core, I/O, and auxiliary voltages) with precise timing order.

IC Role / Device Role / Timing Role: Flip-flop pair storing sequential enable states triggered by upstream supervisor signals.

Use Value: Guarantees strict monotonic power-up/down ordering via hardwired reset/set priority, avoiding latch-up or brown-out faults.

Use Scenario: Implementing finite-state machine (FSM) registers in resource-constrained microcontrollers or CPLD-based controllers.

IC Role / Device Role / Timing Role: Compact dual-bit storage element holding current state bits updated on each clock cycle.

Use Value: Reduces gate count vs. discrete logic; Schmitt inputs tolerate marginal clock rise times common in low-cost oscillator circuits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74LVC74APWR (TI) Identical pinout and electrical specs; same 1.2–3.6 V range, 120 MHz max fmax, and TSSOP-14 package (PW). No functional deviation - drop-in replacement with identical timing, drive strength, and thermal behavior. Select when TI sourcing preference, dual-source strategy, or existing TI-designated BOM alignment is required.
74AUP2G74DC,125 (Nexperia) Ultra-low-power AUP family; VCC = 0.8–3.6 V; lower ICC (0.9 μA typ), slower max fmax (40 MHz at 3.3 V), same pinout. Better suited for always-on battery monitoring or sleep-mode retention; unsuitable for >40 MHz clock domains. Choose for energy-critical applications where speed is secondary to quiescent current minimization.

Compared with SN74LVC74APWR, the 74LVC74APW,112 offers identical performance and compatibility but differs in packaging marking and traceability; versus 74AUP2G74DC,125, it trades 3× higher speed for ~10× higher static current - making it optimal for performance-driven industrial timing rather than ultra-low-power sensing.

Availability

74LVC74APW,112 is available at Aetrix Electronics and suitable for industrial control logic, digital signal sampling, power sequencing control, and state machine register file applications requiring stable component supply across extended temperature ranges and mixed-voltage environments.

Supply support for 74LVC74APW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74LVC74A belongs to Nexperia's LVC (Low-Voltage CMOS) logic family, designed specifically for robust, low-power, mixed-voltage digital interfacing in space-constrained and thermally demanding applications.

FAQ

What is the minimum recommended supply voltage for reliable operation of the 74LVC74APW,112?

The 74LVC74APW,112 is specified down to 1.2 V per JEDEC JESD8-7A, with full functionality including 5 V tolerant inputs and guaranteed timing at that voltage. Below 1.2 V, parameters such as propagation delay and output drive degrade unpredictably, and operation is not assured.

Can the 74LVC74APW,112 be used with a 5 V microcontroller output driving its clock input?

Yes - all inputs are 5 V tolerant regardless of VCC level. A 5 V microcontroller can directly drive nCP, nSD, nRD, or nD without level shifting, provided VCC remains within 1.2–3.6 V. This is verified per datasheet Section 2 and Table 6.

How does the Schmitt-trigger input affect signal integrity in noisy environments?

Schmitt-trigger inputs provide hysteresis (typically 0.3–0.5 V threshold separation), rejecting noise spikes <10 ns wide and enabling clean edge detection on slowly rising signals (e.g., RC-filtered switch inputs). This eliminates external debounce circuitry in industrial I/O designs.

Is the TSSOP14 package (SOT402-1) lead-free and RoHS-compliant?

Yes - the 74LVC74APW,112 uses a lead-free, halogen-free, RoHS-compliant TSSOP14 package (SOT402-1) with matte tin termination, as confirmed in Nexperia's product change notices and material declarations dated 2025.

74LVC74APW,112 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LVC
Package/Case:
14-TSSOP (0.173", 4.40mm Width)
Packaging:
Tube
Product Status:
Obsolete
Function:
Set(Preset) and Reset
Type:
D-Type
Output Type:
Complementary
Number of Elements:
2
Number of Bits per Element:
1
Clock Frequency:
150 MHz
Max Propagation Delay @ V, Max CL:
5.2ns @ 3.3V, 50pF
Trigger Type:
Positive Edge
Current - Output High, Low:
24mA, 24mA
Voltage - Supply:
1.2V ~ 3.6V
Current - Quiescent (Iq):
10 µA
Input Capacitance:
4 pF
Operating Temperature:
-40°C ~ 125°C (TA)
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
14-TSSOP

74LVC74APW,112 FAQ

1.How can I place an order for 74LVC74APW,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC74APW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC74APW,112 reliable?

The price and inventory of 74LVC74APW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC74APW,112 is usually 5 days.

3.What payment methods are accepted for 74LVC74APW,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC74APW,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC74APW,112?

74LVC74APW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC74APW,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC74APW,112?

For technical support, including 74LVC74APW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC74APW,112 requirements.

6.How does Aetrix verify that 74LVC74APW,112 is sourced from the original manufacturer or authorized distributors?

All 74LVC74APW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC74APW,112 meets industry standards.

7.What is the process for return or replacement of 74LVC74APW,112?

All 74LVC74APW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC74APW,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC74APW,112 part is unused and in its original packaging.

Return procedure for 74LVC74APW,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LVC74APW,112 Tags

  • 74LVC74APW,112
  • 74LVC74APW,112 PDF
  • 74LVC74APW,112 Datasheet
  • 74LVC74APW,112 Specifications
  • 74LVC74APW,112 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LVC74APW,112
  • Buy 74LVC74APW,112
  • 74LVC74APW,112 Price
  • 74LVC74APW,112 Distributor
  • 74LVC74APW,112 Supplier
  • 74LVC74APW,112 Wholesale
Related Products
SN74HC74DR
SN74HC74DR

Texas Instruments

SN74HC74PWR
SN74HC74PWR

Texas Instruments

74LVC1G74GT,115
74LVC1G74GT,115

Nexperia USA Inc.

SN74LVC2G74DCUR
SN74LVC2G74DCUR

Texas Instruments

CD4013BM96
CD4013BM96

Texas Instruments

SN74HCT273PWR
SN74HCT273PWR

Texas Instruments

SN74LVC1G74DCUR
SN74LVC1G74DCUR

Texas Instruments

SN74HC574DWR
SN74HC574DWR

Texas Instruments

74LVC1G74DC,125
74LVC1G74DC,125

Nexperia USA Inc.

SN74HC273DWR
SN74HC273DWR

Texas Instruments

SN74HCT574DWR
SN74HCT574DWR

Texas Instruments

SN74LVC1G74DCTR
SN74LVC1G74DCTR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER