Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74LVC74APW,118

Name: 74LVC74APW,118
Brand: Nexperia USA Inc.
SKU: 74LVC74APW,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVC74APW,118

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74LVC74APW,118.pdf

Description:: IC FF D-TYPE DUAL 1BIT 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,420

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVC74APW,118 from Nexperia is a dual positive-edge-triggered D-type flip-flop with asynchronous active-LOW set (1SD/2SD) and reset (1RD/2RD), 14-pin TSSOP package, 1.2 V to 3.6 V supply range, −40 °C to +125 °C operation, and Schmitt-trigger inputs for noise immunity-used in clock-synchronized data latching and state storage in industrial control logic.

For engineers reviewing the 74LVC74APW,118 datasheet, 74LVC74APW,118 pinout, 74LVC74APW,118 application, or 74LVC74APW,118 equivalent, this device supports low-voltage mixed-signal interfacing, meets JEDEC JESD8-7A/5A/C standards, delivers ≤5.2 ns propagation delay at 3.3 V, and provides 5 V-tolerant inputs for legacy system integration.

Technical Context

The 74LVC74APW implements two independent CMOS D-flip-flops sharing no internal coupling; each features separate D, CP, SD, RD, Q, and Q̅ terminals with fully asynchronous set/reset control independent of clock edge timing. All inputs include Schmitt-trigger action to tolerate slow-rising signals up to 10 ns/V slew rate.

It operates across three voltage bands: 1.2–1.95 V (JESD8-7A), 2.3–2.7 V (JESD8-5A), and 2.7–3.6 V (JESD8-C/JESD36), with guaranteed f_max ≥120 MHz at 3.0–3.6 V and t_su/t_h as low as 2.0 ns / +1.0 ns at 3.3 V-enabling reliable high-speed sampling in compact logic designs.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.2 V to 3.6 V - enables direct interface with 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
Propagation Delay (t_pd)	≤5.2 ns at V_CC = 3.3 V - ensures sub-10 ns timing margin for 100 MHz synchronous systems
Maximum Clock Frequency	120 MHz at −40 °C to +125 °C - validated for automotive-grade thermal environments
Input Voltage Tolerance	5 V tolerant on all inputs - allows safe connection to 5 V microcontrollers or legacy peripherals
ESD Protection	HBM >2000 V, CDM >1000 V - meets industrial IEC 61000-4-2 immunity requirements
Operating Temperature	−40 °C to +125 °C - qualified for under-hood and motor-control applications
Power Dissipation (P_tot)	500 mW (TSSOP14) - supports continuous operation with minimal thermal derating up to 81 °C

Pinout & Package

TSSOP14 plastic thin shrink small outline package (SOT402-1); 14 leads; body width 4.4 mm; 0.65 mm pitch; exposed pad not present; RoHS-compliant lead-free finish.

Pin/Terminal	Circuit Role	Design Meaning
1, 13 (1RD, 2RD)	Asynchronous Reset	Active-LOW direct reset for Flip-Flop 1 and 2-overrides clock and data, enabling immediate state clearing
2, 12 (1D, 2D)	Data Input	Edge-triggered data input; value latched on LOW-to-HIGH clock transition when SD/RD inactive
3, 11 (1CP, 2CP)	Clock Input	Positive-edge-triggered clock; requires stable D input ≥2.0 ns before rising edge (t_su)
4, 10 (1SD, 2SD)	Asynchronous Set	Active-LOW direct set for Flip-Flop 1 and 2-forces Q = HIGH regardless of clock or D state
5, 9 (1Q, 2Q)	True Output	Complementary output reflecting latched D value after clock edge or async set/reset assertion
6, 8 (1Q̅, 2Q̅)	Inverted Output	Logic complement of Q output-supports differential signaling or NAND-based feedback paths
7	GND	Reference ground terminal-must be low-impedance connection to minimize switching noise coupling
14	V_CC	Primary power supply-decoupling capacitor (100 nF) required within 5 mm for stable high-speed operation

Key Features

Feature	Design Value
Schmitt-trigger inputs	Enables robust operation with slow or noisy clock/data edges (≤10 ns/V rise/fall tolerance)
5 V tolerant inputs	Eliminates external level translators when interfacing with 5 V microcontrollers or sensors
Wide supply range (1.2–3.6 V)	Supports battery-powered, ultra-low-power, and multi-rail embedded systems without voltage conversion
JEDEC-compliant voltage bands	Validated for JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C (2.7–3.6 V) standards
High ESD immunity	HBM >2000 V and CDM >1000 V ensure reliability during board handling and field deployment

Applications

Industrial PLC Logic Modules

Automotive Body Control Units

Use Scenario: Synchronizing sensor status flags (e.g., door open/closed, seatbelt latch) to a central MCU clock domain.

IC Role / Device Role / Timing Role: Dual D-flip-flop latches asynchronous mechanical switch inputs on rising clock edge, eliminating metastability in safety-critical state machines.

Use Value: Asynchronous set/reset enables immediate fault recovery (e.g., forced "locked" state on error), while 120 MHz max frequency supports real-time response within 8.3 µs per cycle.

Use Scenario: Debouncing and synchronizing HVAC actuator position feedback signals before feeding to CAN controller.

IC Role / Device Role / Timing Role: Edge-triggered DFF captures noisy potentiometer wiper transitions, with Schmitt inputs rejecting <100 mV ripple on 12 V supply rails.

Use Value: 5 V-tolerant inputs accept direct connection to 5 V analog front-end ICs; −40 °C to +125 °C rating ensures operation near engine bay heat sources.

Medical Infusion Pump Controllers

IoT Edge Node Data Buffers

Use Scenario: Capturing syringe plunger encoder pulses and validating direction/state before updating motor drive commands.

IC Role / Device Role / Timing Role: Dual FF stores quadrature A/B phase states with independent async reset to clear invalid sequences during power-up or stall detection.

Use Value: Sub-6 ns propagation delay guarantees accurate pulse edge alignment at 100 kHz encoder rates; low ICC (≤40 µA) extends battery life in portable units.

Use Scenario: Temporarily holding sensor readings (temperature, humidity) until Wi-Fi SoC is ready to transmit via SPI interface.

IC Role / Device Role / Timing Role: DFF pair acts as double-buffer register-first stage captures raw ADC output, second stage holds data for host readout on demand.

Use Value: 1.2 V minimum supply enables operation directly from energy-harvesting PMIC outputs; TSSOP14 footprint minimizes PCB area in space-constrained modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC74APWR	Same logic function and pinout; TI version with identical 1.2–3.6 V range but lower max f_max (100 MHz @ +125 °C)	Limited to industrial temp (−40 °C to +85 °C) only-unsuitable for under-hood or high-ambient deployments	Select if sourcing TI-qualified components or requiring TI-specific qualification documentation
74AUP2G74DC,125	Nexperia AUP variant: lower V_CC range (0.8–3.6 V), higher t_pd (10.8 ns @ 3.3 V), smaller XSON8 package	Optimized for ultra-low-power wearables; lacks 5 V tolerance and fails JESD8-7A compliance at 1.65 V	Prefer for battery-operated devices where supply can drop below 1.2 V and speed <50 MHz suffices

Compared with SN74LVC74APWR and 74AUP2G74DC,125, the 74LVC74APW,118 uniquely combines 5 V tolerance, full −40 °C to +125 °C qualification, and 120 MHz performance in TSSOP14-making it optimal for mixed-voltage automotive and industrial control nodes requiring field-reliable synchronization.

Availability

74LVC74APW,118 is available at Aetrix Electronics and suitable for industrial PLC logic modules, automotive body control units, and medical infusion pump controllers requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74LVC74APW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable logic, discrete, and MOSFET solutions with focus on efficiency, miniaturization, and robustness for industrial and automotive markets.

The 74LVC74A series belongs to Nexperia's LVC (Low-Voltage CMOS) logic family-designed specifically for low-power, wide-supply, mixed-voltage digital interfacing in harsh-environment applications.

FAQ

What is the minimum setup time (t_su) for 74LVC74APW,118 at 3.3 V?

At V_CC = 3.3 V and −40 °C to +125 °C, the guaranteed minimum setup time is 2.0 ns. This means the D input must be stable for at least 2.0 ns before the LOW-to-HIGH clock transition to ensure predictable Q output behavior-verified per Table 8 of the official Nexperia datasheet Rev. 13.

Can 74LVC74APW,118 safely interface with a 5 V microcontroller GPIO?

Yes-its inputs are explicitly rated 5 V tolerant per Section 2 and Table 5 of the datasheet. No external level-shifting circuitry is required, even when V_CC is as low as 1.2 V. This is confirmed by JEDEC JESD76 compliance and HBM ESD testing exceeding 2000 V.

Does the TSSOP14 package (SOT402-1) require thermal pad soldering?

No-the SOT402-1 package used for 74LVC74APW,118 has no exposed thermal pad. Unlike QFN variants (e.g., SOT762-1), its thermal path relies solely on leads and PCB copper; standard reflow profile for TSSOP applies without thermal land design.

How does Schmitt-trigger input action benefit system-level noise immunity?

Schmitt-trigger inputs provide hysteresis (typically 0.3–0.5 V threshold separation), allowing reliable recognition of slow-rising signals (e.g., mechanical switch bounce or long PCB traces) without false triggering. This eliminates need for external RC filtering in noisy industrial environments.

74LVC74APW,118 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LVC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 150 MHz

Max Propagation Delay @ V, Max CL:: 5.2ns @ 3.3V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.2V ~ 3.6V

Current - Quiescent (Iq):: 10 µA

Input Capacitance:: 4 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74LVC74APW,118 FAQ

1.How can I place an order for 74LVC74APW,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC74APW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC74APW,118 reliable?

The price and inventory of 74LVC74APW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC74APW,118 is usually 5 days.

3.What payment methods are accepted for 74LVC74APW,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC74APW,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC74APW,118?

74LVC74APW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC74APW,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC74APW,118?

For technical support, including 74LVC74APW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC74APW,118 requirements.

6.How does Aetrix verify that 74LVC74APW,118 is sourced from the original manufacturer or authorized distributors?

All 74LVC74APW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC74APW,118 meets industry standards.

7.What is the process for return or replacement of 74LVC74APW,118?

All 74LVC74APW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC74APW,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC74APW,118 part is unused and in its original packaging.

Return procedure for 74LVC74APW,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

2026-07-13 How to Test Dynamic Load Response in Low-Voltage High-Current Buck Converters

Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…