My Inquiry
My Account
Nexperia USA Inc. 74LVT126BQ,115
- Part No.:
- 74LVT126BQ,115
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
74LVT126BQ,115.pdf
- Description:
- IC BUF NON-INVERT 3.6V 14DHVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:631
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVT126BQ,115 from Nexperia is a 3.3 V quad non-inverting buffer with 3-state outputs, designed for bus interface applications in mixed-voltage systems. It features bus-hold inputs (eliminating external pull-ups), IOFF partial power-down protection, ±64 mA output drive, and 5.5 V-tolerant inputs. It operates across -40 °C to +85 °C and supports live insertion in backplane or hot-swap environments.
For engineers reviewing the 74LVT126BQ,115 datasheet, 74LVT126BQ,115 pinout, 74LVT126BQ,115 application, or 74LVT126BQ,115 equivalent, key selection criteria include 3-state timing (tPZH ≤ 5.4 ns at 3.3 V), bus-hold current (IBHL = 75–150 μA), IOFF leakage (< ±100 μA at VCC = 0 V), and DHVQFN14 thermal-enhanced packaging for high-density PCB layouts.
Technical Context
The 74LVT126BQ implements four independent BiCMOS buffer channels, each with dedicated active-low output enable (nOE) control enabling precise bus arbitration. Its IOFF circuit disables outputs during power-down, blocking backflow current when VCC = 0 V while inputs/outputs remain connected to live 5 V buses.
Bus-hold circuitry actively maintains logic state on unused inputs using internal feedback-IBHL = 75–150 μA at VI = 0.8 V and IBHH = −75 to −150 μA at VI = 2.0 V-ensuring deterministic behavior without external biasing. Input overvoltage tolerance up to 5.5 V allows direct interfacing with 5 V TTL systems while powered from 2.7–3.6 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.7 V to 3.6 V - Enables operation in 3.3 V systems with ±0.3 V margin; supports brown-out resilience down to 2.7 V. |
| Input Voltage Range | 0 V to 5.5 V - Allows direct connection to 5 V logic without level shifters or clamping diodes. |
| Output Drive | +64 mA / −32 mA - Sinks 64 mA in LOW state for driving heavy capacitive loads or multiple TTL inputs; sources 32 mA in HIGH state. |
| Propagation Delay | tPLH/tPHL ≤ 3.9 ns at VCC = 3.3 V - Ensures sub-4 ns signal path timing for high-speed bus buffering in DDR or address/data latching. |
| IOFF Leakage | ±100 μA at VCC = 0 V - Prevents damaging backfeed current during partial power-down, critical for hot-plug PCIe or modular backplane designs. |
| Bus-Hold Current | IBHL = 75–150 μA at VI = 0.8 V - Maintains stable LOW state on floating inputs without external resistors, reducing BOM count and board space. |
| Operating Temperature | −40 °C to +85 °C - Qualified for industrial ambient environments including factory automation and telecom infrastructure. |
Pinout & Package
DHVQFN14 (SOT762-1) package: 2.5 × 3.0 × 0.85 mm body, no leads, exposed thermal pad (non-soldered by default), 14 terminals in quad arrangement. Thermal-enhanced construction improves power dissipation in high-density routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1OE | Active-low enable for Buffer 1 - Driven LOW to activate 1Y; HIGH places 1Y in high-impedance OFF-state. |
| 2 | VCC | Primary supply rail - Must be decoupled locally; powers all buffers and bus-hold circuitry. |
| 3 | 1A | Data input for Buffer 1 - Accepts 0–5.5 V; internal bus-hold retains last valid state if left floating. |
| 4 | 4OE | Active-low enable for Buffer 4 - Independent control enables selective bus isolation per channel. |
| 5 | 1Y | Inverting-buffered output for 1A - Delivers rail-to-rail 3.3 V logic with ±64 mA drive capability. |
| 6 | 4A | Data input for Buffer 4 - Same electrical specs as 1A; supports asynchronous channel enable sequencing. |
| 7 | 2OE | Active-low enable for Buffer 2 - Enables fine-grained control of data flow across four independent paths. |
| 8 | 4Y | Output for Buffer 4 - Matches 1Y timing and drive strength; tPZH = 5.4 ns max ensures synchronous bus release. |
| 9 | 2A | Data input for Buffer 2 - Supports mixed-signal routing where some channels interface 5 V peripherals and others connect to 3.3 V FPGAs. |
| 10 | 3OE | Active-low enable for Buffer 3 - Allows staggered enable/disable to minimize simultaneous switching noise (SSN). |
| 11 | 2Y | Output for Buffer 2 - Propagation delay matched to other channels (tPHL ≤ 3.9 ns) for skew-controlled bus expansion. |
| 12 | 3A | Data input for Buffer 3 - Bus-hold prevents metastability during FPGA configuration or processor reset sequences. |
| 13 | GND | Ground reference - Terminal 13 is functional GND; terminal 1 is thermal pad (electrically isolated unless explicitly tied to GND). |
| 14 | VCC | Secondary supply connection - Dual VCC pins reduce IR drop and improve PSRR in high-current switching scenarios. |
Key Features
| Feature | Design Value |
|---|---|
| IOFF Partial Power-Down | Blocks backflow current when VCC = 0 V, enabling safe hot-swap in modular computing and telecom line cards. |
| Bus-Hold Inputs | Eliminates need for 10 kΩ pull-up/pull-down resistors on unused inputs, saving >4 passives per device in sparse-bus designs. |
| 5.5 V-Tolerant Inputs | Directly interfaces legacy 5 V TTL logic without level translators-reducing component count and signal integrity risk. |
| BiCMOS Output Stage | Combines bipolar speed and CMOS efficiency: achieves 3.8 ns tPLH at 3.3 V while maintaining < 0.19 mA ICC in 3-state mode. |
| Live Insertion Support | Withstands voltage transients during hot-plug events; IOFF and bus-hold prevent latch-up or undefined states during mating. |
Applications
| Industrial Backplane Interface | Hot-Swappable Module Control |
|---|---|
|
Use Scenario: Isolating FPGA I/O banks from shared 5 V control bus in programmable logic carrier boards. IC Role / Device Role / Timing Role: Quad buffer provides channelized 3-state control for address/data lines, with independent nOE pins enabling per-lane arbitration. Use Value: Bus-hold maintains valid logic levels during FPGA reconfiguration; IOFF prevents backfeed when module is partially powered. |
Use Scenario: Enabling/disabling peripheral functions (e.g., USB PHY, CAN transceiver) on a field-replaceable compute card. IC Role / Device Role / Timing Role: Acts as a controlled signal gate between host processor and add-on peripherals, synchronized to power-good and reset signals. Use Value: Sub-4 ns propagation delay ensures timing-critical handshakes (e.g., USB suspend/resume) meet spec; 5.5 V tolerance accommodates mixed-supply peripherals. |
| Memory Expansion Interface | Legacy System Voltage Translation |
|
Use Scenario: Driving SRAM or Flash memory address lines from a 3.3 V microcontroller in space-constrained embedded systems. IC Role / Device Role / Timing Role: Buffers and strengthens address signals while providing 3-state isolation during memory read/write cycles. Use Value: +64 mA sink current drives 15+ pF trace capacitance; tPZL ≤ 5.2 ns guarantees fast bus release before next access cycle. |
Use Scenario: Interfacing modern 3.3 V SoCs with legacy 5 V industrial I/O modules (e.g., PLC digital inputs). IC Role / Device Role / Timing Role: Level-translating buffer that accepts 5 V inputs and delivers clean 3.3 V outputs without external bias networks. Use Value: Eliminates discrete level shifters and associated passives; bus-hold prevents glitches during SoC boot when I/Os are tristated. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC126APWR | Lower drive (+24 mA / −24 mA); 1.65–3.6 V supply; no IOFF or bus-hold. | Suitable for low-power, single-supply 3.3 V systems without hot-swap or mixed-voltage requirements. | Select when cost and quiescent current are prioritized over robustness in partial-power-down or 5 V interface scenarios. |
| 74ALVC126PW | Same 2.7–3.6 V range; 5.5 V-tolerant inputs; no bus-hold; IOFF supported; lower drive (+32 mA / −32 mA). | Fits compact TSSOP14 layouts but lacks bus-hold, requiring external termination on unused inputs. | Choose for space-constrained designs needing 5 V compatibility and IOFF, where board area permits added pull-up resistors. |
Compared with SN74LVC126APWR and 74ALVC126PW, the 74LVT126BQ,115 uniquely combines 5.5 V input tolerance, bus-hold, IOFF, and +64 mA drive in DHVQFN14-making it optimal for industrial hot-swap and mixed-voltage bus isolation where reliability under partial power-down is mandatory.
Availability
74LVT126BQ,115 is available at Aetrix Electronics and suitable for industrial backplane interfaces, hot-swappable module control, memory expansion interfaces, and legacy system voltage translation requiring stable component supply across extended temperature ranges.
Supply support for 74LVT126BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable components for automotive, industrial, and consumer applications, with leadership in logic, MOSFETs, and ESD protection.
The 74LVT series targets high-speed, mixed-voltage bus interface applications-designed specifically for robust operation in hot-plug, partial-power-down, and 5 V–3.3 V translation environments.
FAQ
What is the maximum allowable input voltage for 74LVT126BQ,115?
The absolute maximum input voltage is +7.0 V (per Table 4), but the recommended operating range is 0 V to +5.5 V. This 5.5 V tolerance enables direct interfacing with 5 V TTL logic without level-shifting circuitry, provided clamp current limits (±50 mA) are not exceeded.
Does the DHVQFN14 package require soldering the exposed thermal pad?
No-terminal 1 is an exposed thermal pad with no electrical function. The datasheet explicitly states there is "no electrical or mechanical requirement to solder the pad." If soldered, it must remain electrically floating or be connected to GND; improper connection risks shorting or thermal mismatch.
How does bus-hold functionality affect unused input pins?
Bus-hold actively maintains the last valid logic state on floating inputs: IBHL = 75–150 μA pulls toward LOW at VI ≤ 0.8 V, and IBHH = −75 to −150 μA pulls toward HIGH at VI ≥ 2.0 V. This eliminates need for external 10 kΩ pull resistors and prevents metastability during power-up or configuration.
Can 74LVT126BQ,115 be used in automotive applications?
No-this device is not AEC-Q200 qualified or automotive-grade. The datasheet explicitly states "Non-automotive qualified products" and prohibits use in safety-critical, life-support, or automotive systems. It is rated only for industrial temperature range (−40 °C to +85 °C) and lacks automotive-specific reliability testing.
74LVT126BQ,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVT
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 64mA
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DHVQFN (2.5x3)
74LVT126BQ,115 FAQ
1.How can I place an order for 74LVT126BQ,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVT126BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVT126BQ,115 reliable?
The price and inventory of 74LVT126BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVT126BQ,115 is usually 5 days.
3.What payment methods are accepted for 74LVT126BQ,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVT126BQ,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVT126BQ,115?
74LVT126BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVT126BQ,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVT126BQ,115?
For technical support, including 74LVT126BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVT126BQ,115 requirements.
6.How does Aetrix verify that 74LVT126BQ,115 is sourced from the original manufacturer or authorized distributors?
All 74LVT126BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVT126BQ,115 meets industry standards.
7.What is the process for return or replacement of 74LVT126BQ,115?
All 74LVT126BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVT126BQ,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVT126BQ,115 part is unused and in its original packaging.
Return procedure for 74LVT126BQ,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVT126BQ,115 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
