Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74LVT16374ADGG,118

Name: 74LVT16374ADGG,118
Brand: Nexperia USA Inc.
SKU: 74LVT16374ADGG,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVT16374ADGG,118

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 48-TFSOP (0.240", 6.10mm Width)

Datasheet:: 74LVT16374ADGG,118.pdf

Description:: IC FF D-TYPE DUAL 8BIT 48TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:994

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVT16374ADGG,118 from Nexperia is a 3.3 V 16-bit edge-triggered D-type flip-flop with 3-state outputs in TSSOP48 package, featuring dual independent 8-bit sections (1CP/1OE and 2CP/2OE), ±64 mA output drive capability, and overvoltage-tolerant inputs up to 5.5 V. It operates across -40 °C to +85 °C and supports high-speed bus interfacing in industrial control backplanes.

For engineers reviewing the 74LVT16374ADGG,118 datasheet, 74LVT16374ADGG,118 pinout, 74LVT16374ADGG,118 application, or 74LVT16374ADGG,118 equivalent, key selection considerations include clock-to-output propagation delay (1.5–5.0 ns), set-up/hold timing (0.8 ns / 0.1 ns at 3.3 V), 3-state enable timing (1.5–4.8 ns), and compatibility with mixed-voltage 3.3 V/5 V system buses.

Technical Context

This device implements two independent 8-bit D-type latching sections, each with dedicated clock (LOW-to-HIGH edge-triggered) and 3-state output enable inputs. Its BiCMOS architecture enables TTL-level input compatibility and 5 V bus interface without level shifters.

Each section supports simultaneous data capture on rising clock edges while maintaining latch state during clock hold; output enable asserts high-impedance independently per section without affecting internal register state or power-up reset behavior.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	2.7 V to 3.6 V - ensures stable operation across industrial-grade voltage tolerances and brown-out resilience
Max clock frequency	150 MHz - supports high-throughput synchronous data transfer in backplane and memory interface applications
t_PLH/t_PHL	1.5–5.0 ns - defines minimum clock-to-output latency for timing-critical synchronous logic design
t_su/t_h	0.8 ns / 0.1 ns at 3.3 V - specifies tight data setup/hold window required for reliable sampling at maximum speed
I_OH/I_OL	-32 mA / +64 mA - provides robust bus driving strength for fan-out to multiple CMOS/TTL loads
Input overvoltage tolerance	Up to 5.5 V - allows direct connection to 5 V logic without external clamping or translation circuitry
Operating temperature	-40 °C to +85 °C - validated for extended industrial ambient conditions without derating

Pinout & Package

TSSOP48 plastic thin shrink small outline package (SOT362-1), 48 leads, body width 6.1 mm, lead pitch 0.5 mm, exposed pad not present.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE	Active-low output enable	Independent 3-state control for first/second 8-bit output groups; does not affect internal register state
1CP, 2CP	LOW-to-HIGH edge-triggered clock	Each clocks its respective 8-bit D-input group; asynchronous reset not supported
1D0–1D7, 2D0–2D7	Data inputs	16 total inputs; bus-hold circuitry (on LVTH variant only) eliminates need for external pull-ups on unused pins
1Q0–1Q7, 2Q0–2Q7	3-state outputs	16 total outputs; capable of sinking 64 mA or sourcing 32 mA per pin under specified conditions
VCC (pins 7,18,31,42)	Power supply	Four distributed VCC pins reduce supply impedance and improve noise immunity across wide bus
GND (pins 4,10,15,21,28,34,39,45)	Ground reference	Eight GND pins provide low-inductance return paths for high-speed switching currents

Key Features

Feature	Design Value
Dual 8-bit independent sections	Enables flexible partitioning-e.g., one section for address latching, another for data staging-without inter-section timing coupling
IOFF partial power-down	Prevents current flow through outputs when VCC = 0 V, enabling live insertion/extraction in hot-swap systems
Power-up 3-state	Outputs remain high-impedance until VCC stabilizes, eliminating bus contention during power sequencing
Overvoltage-tolerant inputs	Accepts 5 V signals directly while powered from 3.3 V, simplifying mixed-voltage board design
Latch-up immunity >500 mA	Meets JESD78 Class II Level B, ensuring robustness against transient-induced latch-up in noisy environments

Applications

Industrial Backplane Interface

Memory Address Latching

Use Scenario: Synchronizing parallel data between FPGA and legacy microcontroller over a 16-bit ISA-style backplane operating at ≤100 MHz.

IC Role / Device Role / Timing Role: Edge-triggered register capturing address/data on rising clock edge; 3-state outputs isolate bus during arbitration cycles.

Use Value: Dual-clock/dual-OE architecture allows independent control of upper/lower byte lanes, reducing glue logic count by 30% vs. discrete 8-bit devices.

Use Scenario: Latching 16-bit address bus from a 32-bit ARM processor to drive external SRAM with separate chip-select timing.

IC Role / Device Role / Timing Role: High-speed D-flip-flop holding stable address during memory access window; IOFF prevents backfeed during processor reset.

Use Value: 1.5 ns min t_PLH enables sub-7 ns address setup margin at 150 MHz CPU clock, meeting JEDEC SRAM timing requirements.

Test Equipment Digital I/O Module

Programmable Logic Expansion

Use Scenario: Providing programmable 16-bit bidirectional I/O with direction control via FPGA-configurable OE lines in automated test equipment.

IC Role / Device Role / Timing Role: 3-state buffer with fast enable/disable (1.5–4.6 ns) supporting dynamic bus direction reversal at >50 MHz.

Use Value: ±64 mA drive strength sustains signal integrity across 30 cm ribbon cable runs without termination, reducing BOM cost.

Use Scenario: Expanding I/O count of a CPLD-based motor controller by adding synchronized status feedback registers.

IC Role / Device Role / Timing Role: Synchronous register capturing encoder quadrature signals; power-up 3-state prevents spurious motor activation during boot.

Use Value: Overvoltage-tolerant inputs accept 5 V encoder outputs directly, eliminating six external level translators per module.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit edge-triggered D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC16374ADGGR	Lower drive (±24 mA), narrower VCC range (1.65–3.6 V), no 5 V input tolerance	Suitable only for pure 3.3 V systems; requires level shifters for 5 V interfaces	Select when cost sensitivity outweighs mixed-voltage flexibility and higher drive is unnecessary
74LVCH16374APAG	Includes bus-hold on all inputs (not just LVTH variant), same 5 V tolerance and drive specs	Better suited for systems with floating control lines; identical pinout but different package (TSSOP48 vs. SSOP48)	Prefer when unused inputs cannot be tied and board layout permits SSOP48 footprint

Compared with SN74LVC16374ADGGR, the 74LVT16374ADGG,118 delivers 2.7× higher sink current and native 5 V input compatibility-critical for legacy bus integration. Against 74LVCH16374APAG, it trades bus-hold on all inputs for lower static current and identical TSSOP48 mechanical fit.

Availability

74LVT16374ADGG,118 is available at Aetrix Electronics and suitable for industrial backplane interfaces, memory address latching, test equipment digital I/O modules, and programmable logic expansion requiring stable component supply across extended temperature ranges.

Supply support for 74LVT16374ADGG,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and manufacturability in high-volume applications.

The 74LVT/LVTH logic family targets high-speed, mixed-voltage digital interfacing-designed specifically for industrial, telecom, and computing infrastructure where 3.3 V core logic must reliably connect to legacy 5 V subsystems.

FAQ

What is the maximum clock frequency supported by the 74LVT16374ADGG,118?

The device supports a maximum clock frequency of 150 MHz at VCC = 3.3 V ± 0.3 V, as verified in the dynamic characteristics table under recommended operating conditions. This rating assumes proper PCB layout, controlled impedance traces, and load capacitance ≤50 pF per output. Frequency degrades to 125 MHz at VCC = 2.7 V due to reduced drive strength and longer propagation delays.

Does the 74LVT16374ADGG,118 support live insertion into a powered backplane?

Yes-it features IOFF circuitry that disables output current flow when VCC = 0 V, allowing safe hot-plug operation. The device also includes power-up 3-state behavior, ensuring outputs remain high-impedance until supply stabilizes above 2.0 V, preventing bus contention during insertion.

Can the 74LVT16374ADGG,118 interface directly with 5 V logic inputs?

Yes-the inputs tolerate up to 5.5 V regardless of VCC level (2.7–3.6 V), enabling direct connection to 5 V TTL or CMOS outputs without external level-shifting components. This is confirmed in Table 4 (Limiting Values) and Table 5 (Recommended Operating Conditions) of the datasheet.

How many ground and supply pins does the TSSOP48 package have?

The TSSOP48 package has eight GND pins (pins 4, 10, 15, 21, 28, 34, 39, 45) and four VCC pins (pins 7, 18, 31, 42), providing low-impedance power distribution and improved noise rejection for high-speed 16-bit bus operation.

74LVT16374ADGG,118 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74LVT

Package/Case:: 48-TFSOP (0.240", 6.10mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Standard

Type:: D-Type

Output Type:: Tri-State, Non-Inverted

Number of Elements:: 2

Number of Bits per Element:: 8

Clock Frequency:: 150 MHz

Max Propagation Delay @ V, Max CL:: 5ns @ 3.3V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 32mA, 64mA

Voltage - Supply:: 2.7V ~ 3.6V

Current - Quiescent (Iq):: 120 µA

Input Capacitance:: 3 pF

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-TSSOP

74LVT16374ADGG,118 FAQ

1.How can I place an order for 74LVT16374ADGG,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVT16374ADGG,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVT16374ADGG,118 reliable?

The price and inventory of 74LVT16374ADGG,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVT16374ADGG,118 is usually 5 days.

3.What payment methods are accepted for 74LVT16374ADGG,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVT16374ADGG,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVT16374ADGG,118?

74LVT16374ADGG,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVT16374ADGG,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVT16374ADGG,118?

For technical support, including 74LVT16374ADGG,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVT16374ADGG,118 requirements.

6.How does Aetrix verify that 74LVT16374ADGG,118 is sourced from the original manufacturer or authorized distributors?

All 74LVT16374ADGG,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVT16374ADGG,118 meets industry standards.

7.What is the process for return or replacement of 74LVT16374ADGG,118?

All 74LVT16374ADGG,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVT16374ADGG,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVT16374ADGG,118 part is unused and in its original packaging.

Return procedure for 74LVT16374ADGG,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…