Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

NXP Semiconductors 74LVT74DB,112

Name: 74LVT74DB,112
Brand: NXP Semiconductors
SKU: 74LVT74DB,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVT74DB,112

Manufacturer:: NXP Semiconductors

Category:: Flip Flops

Package:: 14-SSOP (0.209", 5.30mm Width)

Datasheet:: 74LVT74DB,112.pdf

Description:: IC FF D-TYPE DUAL 1BIT 14SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,944

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVT74DB,112 from NXP Semiconductors (formerly Philips) is a 3.3 V dual positive-edge-triggered D-type flip-flop with asynchronous active-low set (SD) and reset (RD), true/complementary outputs per channel, and propagation delays as low as 3.1 ns at V_CC = 3.3 V. It operates across –40°C to +85°C and supports clock frequencies up to 345 MHz at V_CC = 2.7 V, enabling high-speed data latching in synchronous logic systems.

For engineers reviewing the 74LVT74DB,112 datasheet, 74LVT74DB,112 pinout, 74LVT74DB,112 application, or 74LVT74DB,112 equivalent, key selection criteria include asynchronous control timing, input capacitance (3 pF), supply current (0.5 mA), setup/hold time margins, and compatibility with LVTTL logic families in industrial control and telecom interface designs.

Technical Context

The 74LVT74DB,112 implements two independent D-type flip-flops sharing no internal coupling-each with dedicated CP, D, SD, RD, Q, and Q̅ terminals. Clock triggering occurs on the low-to-high transition, with data sampled only when both SD and RD are high; asynchronous set/reset override clock and data regardless of edge timing.

Its LVTTL-compatible I/O supports V_IL ≤ 0.8 V and V_IH ≥ 2.0 V at V_CC = 2.7–3.6 V, while output drive capability reaches –20 mA (I_OH) and 32 mA (I_OL). The device uses standard CMOS circuitry with TTL-level input thresholds and is not bus-hold or Schmitt-trigger equipped.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.7 V to 3.6 V - Ensures stable operation across industrial 3.3 V rail tolerances and brown-out conditions
t_PLH/t_PHL	3.1 / 3.6 ns @ V_CC = 3.3 V, C_L = 50 pF - Enables sub-4 ns path timing for high-frequency state capture
f_MAX	345 MHz @ V_CC = 2.7 V - Supports fast clock domains in serial interface synchronization and pipeline staging
C_IN	3 pF - Minimizes capacitive loading on driving gates and preserves signal integrity in dense PCB layouts
t_S / t_H	1.7 / 0.3 ns @ V_CC = 3.3 V - Defines minimum data stability window before/after clock edge for reliable sampling
I_CC	0.5 mA @ V_CC = 3.6 V - Low quiescent power enables use in multi-channel latch arrays without thermal penalty

Pinout & Package

74LVT74DB,112 is housed in a 14-pin plastic shrink small outline package (SSOP) per SOT337-1, with 0.65 mm lead pitch and 5.3 mm body width-designed for fine-pitch surface-mount assembly and improved thermal dissipation over SOIC.

Pin/Terminal	Circuit Role	Design Meaning
1, 13	RD0, RD1	Asynchronous reset inputs (active LOW); force Q = LOW independently of clock or D
2, 12	D0, D1	Data inputs; sampled on rising clock edge when SD/RD are inactive (HIGH)
3, 11	CP0, CP1	Positive-edge clock inputs; trigger latching only on low-to-high transition
4, 10	SD0, SD1	Asynchronous set inputs (active LOW); force Q = HIGH independently of clock or D
5, 6, 8, 9	Q0, Q0̅, Q1, Q1̅	True and complementary outputs per flip-flop; support differential signaling or redundancy checking
7	GND	Ground reference for all I/O and internal logic; requires low-impedance PCB plane connection
14	V_CC	3.3 V supply input; must be decoupled locally with 100 nF ceramic capacitor

Key Features

Feature	Design Value
Dual independent channels	Enables compact implementation of paired register stages without inter-channel delay coupling
Asynchronous SD/RD per channel	Allows deterministic initialization or fault recovery without waiting for clock edges
LVTTL-compatible voltage thresholds	Interoperates directly with 3.3 V microcontrollers, FPGAs, and ASICs without level-shifting
Low input capacitance (3 pF)	Reduces loading on preceding drivers and maintains signal rise/fall times in high-speed nets
High f_MAX (345 MHz @ 2.7 V)	Supports clock domain bridging in legacy telecom and test equipment with tight timing budgets

Applications

Telecom Line Interface Timing	Industrial PLC Input Register
Use Scenario: Capturing parallel status bits from T1/E1 framers synchronized to recovered line clocks. IC Role / Device Role / Timing Role: Dual D-flip-flop providing edge-aligned registration of framed data and alarm flags. Use Value: Sub-4 ns propagation ensures alignment within 10 ns jitter windows common in DSX-1 timing recovery circuits.	Use Scenario: Latching isolated digital sensor inputs (e.g., limit switches, photoelectric sensors) in programmable logic controllers. IC Role / Device Role / Timing Role: Input register stage with asynchronous reset for safe startup and emergency stop handling. Use Value: Active-low RD/SD allows direct connection to safety-rated hardware reset lines without inverters.
FPGA Configuration Pipeline	Test Equipment Pattern Generator
Use Scenario: Holding configuration bits between FPGA reconfiguration cycles in boundary-scan or JTAG-based debug systems. IC Role / Device Role / Timing Role: Glue logic register buffering configuration data prior to FPGA INIT_B assertion. Use Value: 3.3 V LVTTL I/O matches FPGA configuration voltage domains, eliminating level translation components.	Use Scenario: Generating precise, repeatable stimulus waveforms for IC functional testing using pattern memory and sequencer logic. IC Role / Device Role / Timing Role: Edge-triggered storage element synchronizing pattern address increments with system clock. Use Value: 345 MHz max clock frequency supports >300 Mbps pattern rates required for high-speed SerDes validation.

Telecom Line Interface Timing

Industrial PLC Input Register

Use Scenario: Capturing parallel status bits from T1/E1 framers synchronized to recovered line clocks.

IC Role / Device Role / Timing Role: Dual D-flip-flop providing edge-aligned registration of framed data and alarm flags.

Use Value: Sub-4 ns propagation ensures alignment within 10 ns jitter windows common in DSX-1 timing recovery circuits.

Use Scenario: Latching isolated digital sensor inputs (e.g., limit switches, photoelectric sensors) in programmable logic controllers.

IC Role / Device Role / Timing Role: Input register stage with asynchronous reset for safe startup and emergency stop handling.

Use Value: Active-low RD/SD allows direct connection to safety-rated hardware reset lines without inverters.

FPGA Configuration Pipeline

Test Equipment Pattern Generator

Use Scenario: Holding configuration bits between FPGA reconfiguration cycles in boundary-scan or JTAG-based debug systems.

IC Role / Device Role / Timing Role: Glue logic register buffering configuration data prior to FPGA INIT_B assertion.

Use Value: 3.3 V LVTTL I/O matches FPGA configuration voltage domains, eliminating level translation components.

Use Scenario: Generating precise, repeatable stimulus waveforms for IC functional testing using pattern memory and sequencer logic.

IC Role / Device Role / Timing Role: Edge-triggered storage element synchronizing pattern address increments with system clock.

Use Value: 345 MHz max clock frequency supports >300 Mbps pattern rates required for high-speed SerDes validation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC74APWRE4	Lower V_CC range (1.65–3.6 V); higher I_OL (24 mA); no guaranteed t_PLH < 4 ns below 3.0 V	Better suited for mixed-voltage systems but less timing margin at 2.7 V operation	Select when board uses 1.8 V/2.5 V/3.3 V rails and absolute min propagation delay is secondary to voltage flexibility
74ALVC74D,118	Same SOT337-1 SSOP package; identical pinout; t_PLH = 2.8 ns @ 3.3 V (slightly faster); ICC = 0.4 mA	Drop-in replacement with marginal speed improvement and lower static current	Prefer when sourcing continuity is critical and minor performance uplift justifies cross-manufacturer qualification

Compared with SN74LVC74APWRE4 and 74ALVC74D,118, the 74LVT74DB,112 delivers tighter propagation delay consistency across its full operating voltage range and stronger LVTTL drive compliance-making it optimal for legacy telecom and industrial designs where timing predictability outweighs ultra-low voltage support.

Availability

74LVT74DB,112 is available at Aetrix Electronics and suitable for telecom infrastructure, industrial automation, and test equipment requiring stable component supply, long-lifecycle availability, and verified second-source alternatives.

Supply support for 74LVT74DB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors, formerly Philips Semiconductors, is a global leader in high-performance analog and logic ICs, with deep heritage in industrial-grade interface and timing solutions since the 1980s.

The 74LVT74DB,112 belongs to the LVTTL logic family designed specifically for high-speed, low-voltage interoperability between 3.3 V ASICs, FPGAs, and microcontrollers in mission-critical embedded systems.

FAQ

What is the maximum clock frequency supported by the 74LVT74DB,112?

The 74LVT74DB,112 supports a maximum clock frequency of 345 MHz when operated at V_CC = 2.7 V and within the full temperature range (–40°C to +85°C). At nominal 3.3 V supply, typical f_MAX is 150 MHz, confirmed in AC Characteristics tables. This makes the 74LVT74DB,112 suitable for high-speed data capture in telecom and instrumentation applications where precise edge alignment is required.

Does the 74LVT74DB,112 have bus-hold or Schmitt-trigger inputs?

No, the 74LVT74DB,112 does not incorporate bus-hold or Schmitt-trigger circuitry on any input. Its inputs follow standard LVTTL thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) with no hysteresis or weak pull-up functionality. External termination or conditioning is required if driving from unterminated or slow-rising sources. This behavior is explicitly documented in the DC Electrical Characteristics section of the 74LVT74DB,112 datasheet.

What is the function of pins 1 and 13 on the 74LVT74DB,112?

Pins 1 and 13 on the 74LVT74DB,112 are RD0 and RD1-the asynchronous reset inputs for flip-flop channels 0 and 1, respectively. They are active LOW: asserting either pin LOW forces the corresponding Q output to LOW and Q̅ to HIGH, regardless of clock or D input state. These pins operate independently and do not require clocking, making them essential for deterministic initialization in the 74LVT74DB,112.

Can the 74LVT74DB,112 operate at 2.5 V supply voltage?

No, the 74LVT74DB,112 is not characterized or guaranteed for operation at 2.5 V. Its recommended operating V_CC range is strictly 2.7 V to 3.6 V, with electrical specifications validated only within that window. Operation below 2.7 V may result in undefined timing, increased propagation delay, or failure to meet setup/hold requirements. For 2.5 V systems, consider the 74ALVC74 or SN74LVC74 families instead of the 74LVT74DB,112.

What package type is used for the 74LVT74DB,112?

The 74LVT74DB,112 uses a 14-pin plastic shrink small outline package (SSOP) conforming to SOT337-1 mechanical dimensions: 5.3 mm body width, 0.65 mm lead pitch, and gull-wing leads. This package provides higher pin density than SOIC and better thermal performance than TSSOP for the same pin count, and is explicitly designated in the Ordering Information table for the 74LVT74DB,112 part number.

74LVT74DB,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74LVT

Package/Case:: 14-SSOP (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Obsolete

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 345 MHz

Max Propagation Delay @ V, Max CL:: 5ns @ 3.3V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 20mA, 32mA

Voltage - Supply:: 2.7V ~ 3.6V

Current - Quiescent (Iq):: 1 mA

Input Capacitance:: 3 pF

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SSOP

74LVT74DB,112 FAQ

1.How can I place an order for 74LVT74DB,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVT74DB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVT74DB,112 reliable?

The price and inventory of 74LVT74DB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVT74DB,112 is usually 5 days.

3.What payment methods are accepted for 74LVT74DB,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVT74DB,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVT74DB,112?

74LVT74DB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVT74DB,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVT74DB,112?

For technical support, including 74LVT74DB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVT74DB,112 requirements.

6.How does Aetrix verify that 74LVT74DB,112 is sourced from the original manufacturer or authorized distributors?

All 74LVT74DB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVT74DB,112 meets industry standards.

7.What is the process for return or replacement of 74LVT74DB,112?

All 74LVT74DB,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVT74DB,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVT74DB,112 part is unused and in its original packaging.

Return procedure for 74LVT74DB,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…