Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi 74LVX04SJX

Name: 74LVX04SJX
Brand: onsemi
SKU: 74LVX04SJX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVX04SJX

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.209", 5.30mm Width)

Datasheet:: 74LVX04SJX.pdf

Description:: IC INVERTER 6CH 1-INP 14SOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,007

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVX04SJX from onsemi is a low-voltage hex inverter IC with six independent CMOS inverters, designed for level translation between 5 V and 3.3 V logic systems. It operates from 2.0 V to 3.6 V, tolerates input voltages up to 6.5 V, and delivers ±25 mA output drive at V_CC = 3.3 V. Used in mixed-voltage interface circuits such as microcontroller I/O expansion and bus buffering.

For engineers reviewing the 74LVX04SJX datasheet, pinout, applications, or equivalent options, key selection criteria include input overvoltage tolerance (6.5 V), guaranteed simultaneous switching noise performance, propagation delay ≤7.5 ns at 3.3 V/50 pF, TSSOP-14 package footprint, and Pb-free/Halide-free compliance.

Technical Context

The 74LVX04SJX implements six independent CMOS inverter gates in a single monolithic die, each with rail-to-rail output swing and hysteresis-free switching. Its input structure supports 5 V-tolerant operation without external resistors, enabling direct connection to legacy 5 V outputs while powered from a 3.3 V supply.

It meets stringent noise immunity requirements: dynamic input thresholds are specified at V_IHD ≥ 2.0 V and V_ILD ≤ 0.8 V (V_CC = 3.3 V, C_L = 50 pF), and quiet-output dynamic VOL/VOLV limits are ±0.5 V - critical for stable operation in high-density digital boards.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.0 V to 3.6 V - compatible with standard 3.3 V supply rails and low-power embedded systems
Input Voltage Tolerance	−0.5 V to +6.5 V - enables safe interfacing with 5 V TTL/CMOS outputs without level shifters
t_PLH/t_PHL Max	7.5 ns at V_CC = 3.3 V, C_L = 50 pF - ensures timing predictability in 20+ MHz clocked logic paths
I_OH/I_OL	±25 mA per output - sufficient to drive multiple 74LVC inputs or small LED loads directly
Dynamic Noise Limits	V_OLP ≤ 0.5 V, V_OLV ≥ −0.5 V - verified under simultaneous switching conditions for EMI-sensitive designs
Power Dissipation	833 mW max - supports continuous operation in compact TSSOP-14 packages without forced cooling
Operating Temperature	−40 °C to +85 °C - qualified for industrial-grade environmental reliability

Pinout & Package

TSSOP-14 wide-body (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm profile, 0.65 mm pitch, Pb-free and halide-free.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	A0–A5 (Inputs)	CMOS-compatible inputs tolerant to 6.5 V; must be tied HIGH/LOW if unused
2, 4, 6, 10, 12, 14	O0–O5 (Outputs)	Inverting outputs with rail-to-rail swing; capable of sourcing/sinking ±25 mA
7	GND	Digital ground reference for all logic functions and noise return path
14	V_CC	Primary power supply pin (2.0–3.6 V); decoupling capacitor required within 5 mm

Key Features

Feature	Design Value
5 V–to–3.3 V Level Translation	Eliminates need for discrete resistor dividers or dedicated translators in mixed-supply systems
Guaranteed Simultaneous Switching Noise Performance	Validated dynamic VOL/VOLV limits ensure signal integrity when multiple outputs switch concurrently
Pb-Free and Halide-Free Construction	Complies with RoHS Directive 2011/65/EU and JEDEC JS709E material restrictions
Low Quiescent Current	I_CC ≤ 20 µA at V_CC = 3.6 V - suitable for battery-backed or always-on monitoring circuits
High Noise Immunity	Specified V_IH/V_IL margins exceed 30% of V_CC, reducing susceptibility to crosstalk and ground bounce

Applications

Industrial PLC I/O Expansion	Embedded Microcontroller Bus Buffering
Use Scenario: Interfacing 5 V sensor outputs to a 3.3 V ARM Cortex-M4 MCU GPIO bank with shared interrupt lines. IC Role / Device Role / Timing Role: Signal-level inverter and voltage translator for digital status signals and control strobes. Use Value: Enables direct connection without external biasing; propagation delay <7.5 ns preserves timing margin in 20 MHz polling loops.	Use Scenario: Isolating and inverting address/data strobes between a 3.3 V FPGA and legacy 5 V peripheral ASIC. IC Role / Device Role / Timing Role: Bidirectional logic inversion and voltage domain bridging for control bus signals. Use Value: Input overvoltage tolerance prevents latch-up during hot-plug events; skew <1.5 ns maintains setup/hold timing across parallel lines.
Automotive Body Control Module	Medical Diagnostic Equipment Interface
Use Scenario: Translating wake-up signals from 5 V CAN transceiver outputs to 3.3 V microcontroller interrupt pins in low-power sleep mode. IC Role / Device Role / Timing Role: Low-leakage inverter with sub-1 µA standby current, enabling reliable wake detection. Use Value: I_IN ≤ ±1.0 µA at V_IN = 5.5 V ensures minimal current draw on battery-backed wake lines.	Use Scenario: Conditioning TTL-level trigger pulses from legacy lab equipment into 3.3 V logic inputs of a portable ultrasound processor. IC Role / Device Role / Timing Role: Pulse-shaping inverter with controlled edge rates (0–100 ns/V) to suppress EMI in analog-sensitive environments. Use Value: Guaranteed t_PLH/t_PHL consistency across temperature ensures deterministic trigger latency in real-time acquisition.

Industrial PLC I/O Expansion

Embedded Microcontroller Bus Buffering

Use Scenario: Interfacing 5 V sensor outputs to a 3.3 V ARM Cortex-M4 MCU GPIO bank with shared interrupt lines.

IC Role / Device Role / Timing Role: Signal-level inverter and voltage translator for digital status signals and control strobes.

Use Value: Enables direct connection without external biasing; propagation delay <7.5 ns preserves timing margin in 20 MHz polling loops.

Use Scenario: Isolating and inverting address/data strobes between a 3.3 V FPGA and legacy 5 V peripheral ASIC.

IC Role / Device Role / Timing Role: Bidirectional logic inversion and voltage domain bridging for control bus signals.

Use Value: Input overvoltage tolerance prevents latch-up during hot-plug events; skew <1.5 ns maintains setup/hold timing across parallel lines.

Automotive Body Control Module

Medical Diagnostic Equipment Interface

Use Scenario: Translating wake-up signals from 5 V CAN transceiver outputs to 3.3 V microcontroller interrupt pins in low-power sleep mode.

IC Role / Device Role / Timing Role: Low-leakage inverter with sub-1 µA standby current, enabling reliable wake detection.

Use Value: I_IN ≤ ±1.0 µA at V_IN = 5.5 V ensures minimal current draw on battery-backed wake lines.

Use Scenario: Conditioning TTL-level trigger pulses from legacy lab equipment into 3.3 V logic inputs of a portable ultrasound processor.

IC Role / Device Role / Timing Role: Pulse-shaping inverter with controlled edge rates (0–100 ns/V) to suppress EMI in analog-sensitive environments.

Use Value: Guaranteed t_PLH/t_PHL consistency across temperature ensures deterministic trigger latency in real-time acquisition.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC04APWR	Lower V_CC min (1.65 V), no 5 V input tolerance - requires external clamping for 5 V inputs	Suitable only in pure 3.3 V systems; not drop-in for mixed-voltage interfaces	Select when operating exclusively at 1.8–3.3 V and board space is constrained (same TSSOP-14 footprint)
74AHC04PW,118	Higher V_CC range (2–5.5 V), but input tolerance limited to V_CC + 0.5 V - unsafe for 5 V inputs at 3.3 V supply	Requires redesign of input protection network if replacing 74LVX04SJX in 5 V–to–3.3 V paths	Prefer for higher-speed applications (>100 MHz) where 5 V input translation is unnecessary

Compared with SN74LVC04APWR and 74AHC04PW,118, the 74LVX04SJX uniquely supports 5 V-tolerant inputs at 3.3 V supply without external components - a critical differentiator for legacy interface consolidation and cost-sensitive industrial designs.

Availability

74LVX04SJX is available at Aetrix Electronics and suitable for industrial PLCs, automotive body controllers, and medical diagnostic equipment requiring stable component supply and long-term lifecycle support.

Supply support for 74LVX04SJX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in automotive, industrial, cloud, and medical end-markets.

The LVX logic family, including the 74LVX04SJX, was engineered specifically for low-voltage, mixed-signal system interfacing - delivering robust 5 V–to–3.3 V translation with industrial temperature range and noise immunity.

FAQ

What is the maximum input voltage the 74LVX04SJX can safely accept?

The 74LVX04SJX accepts DC input voltages from −0.5 V to +6.5 V regardless of V_CC setting. This 5 V-tolerant capability allows direct connection to 5 V logic outputs while powered from a 3.3 V supply - a core design feature confirmed in the Absolute Maximum Ratings table of the official onsemi datasheet for the 74LVX04SJX.

Does the 74LVX04SJX require external pull-up or pull-down resistors on unused inputs?

Yes - per the Recommended Operating Conditions note in the 74LVX04SJX datasheet, all unused inputs must be actively held HIGH or LOW; floating inputs are prohibited due to increased ICC and potential oscillation. The 74LVX04SJX does not integrate internal termination, so discrete resistors (typically 10 kΩ to V_CC or GND) are required for unconnected A0–A5 pins.

What is the typical propagation delay of the 74LVX04SJX at 3.3 V supply?

At V_CC = 3.3 V and C_L = 50 pF, the 74LVX04SJX exhibits a typical propagation delay (t_PLH/t_PHL) of 4.1 ns (min) to 6.2 ns (max) at 25 °C, and up to 7.5 ns across the full −40 °C to +85 °C operating range - values explicitly published in the AC Electrical Characteristics table of the 74LVX04SJX datasheet.

Is the 74LVX04SJX pin-compatible with other TSSOP-14 hex inverters like the 74LVC04?

No - although both use TSSOP-14 packages, the 74LVX04SJX and 74LVC04 share identical pinouts (A0–A5 on odd pins, O0–O5 on even pins, V_CC on pin 14, GND on pin 7), but they are not functionally interchangeable without circuit review: the 74LVX04SJX supports 5 V-tolerant inputs, whereas 74LVC04 does not. Substitution requires verification of input source voltage compliance.

What packaging and compliance standards does the 74LVX04SJX meet?

The 74LVX04SJX is supplied in a Pb-free, halide-free TSSOP-14 wide-body package (Case 948G), compliant with RoHS Directive 2011/65/EU and JEDEC JS709E. Its marking includes "ALYW" code and "G" or microdot indicator per onsemi's Pb-free packaging standard - fully documented in the Ordering Information and Marking Diagram sections of the 74LVX04SJX datasheet.

74LVX04SJX Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LVX

Package/Case:: 14-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.5V ~ 0.8V

Input Logic Level - High:: 1.5V ~ 2.4V

Max Propagation Delay @ V, Max CL:: 9.7ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOP

74LVX04SJX FAQ

1.How can I place an order for 74LVX04SJX through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVX04SJX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVX04SJX reliable?

The price and inventory of 74LVX04SJX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVX04SJX is usually 5 days.

3.What payment methods are accepted for 74LVX04SJX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVX04SJX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVX04SJX?

74LVX04SJX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVX04SJX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVX04SJX?

For technical support, including 74LVX04SJX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVX04SJX requirements.

6.How does Aetrix verify that 74LVX04SJX is sourced from the original manufacturer or authorized distributors?

All 74LVX04SJX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVX04SJX meets industry standards.

7.What is the process for return or replacement of 74LVX04SJX?

All 74LVX04SJX units undergo pre-shipment inspection (PSI). If there is an issue with 74LVX04SJX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVX04SJX part is unused and in its original packaging.

Return procedure for 74LVX04SJX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…