Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

STMicroelectronics 74LVX126MTR

Name: 74LVX126MTR
Brand: STMicroelectronics
SKU: 74LVX126MTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LVX126MTR

Manufacturer:: STMicroelectronics

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: 74LVX126MTR.pdf

Description:: IC BUFFER NON-INVERT 3.6V 14SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,631

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LVX126MTR from STMicroelectronics is a low-voltage CMOS quad 3-state bus buffer with 5V-tolerant inputs, operating from 2V to 3.6V supply. It delivers t_PD = 4.4 ns (typ.) at V_CC = 3.3V, I_OL/I_OH = ±4 mA (min), and ICC ≤ 2 µA (max) at 25°C - enabling high-speed, ultra-low-power interfacing between 5V and 3.3V logic domains in portable and noise-sensitive systems.

For engineers reviewing the 74LVX126MTR datasheet, 74LVX126MTR pinout, 74LVX126MTR application, or 74LVX126MTR equivalent, key selection criteria include 5V input tolerance, symmetrical drive strength, power-down input protection, low dynamic noise (V_OLP = 0.3V typ.), and guaranteed 3-state timing across industrial temperature range (–55°C to +125°C).

Technical Context

The device implements four independent non-inverting buffers, each controlled by a dedicated active-low 3-state enable (G) input. All inputs feature diode-clamped protection allowing 0–7V voltage acceptance regardless of V_CC, enabling robust level translation without external components.

Its sub-micron C2MOS process ensures latch-up immunity >200 mA and 2 kV HBM ESD protection on all I/O pins. Propagation delays are balanced (t_PLH ≅ t_PHL) and output skew is tightly controlled (≤1.5 ns max), supporting synchronous multi-bit data transfer in timing-critical interfaces.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Operating Range	2.0 V to 3.6 V - supports battery-powered 3.3V systems with 1.2V data retention during sleep
t_PD Propagation Delay	4.4 ns (typ.) at V_CC = 3.3V, CL = 15 pF - enables ≥100 MHz data throughput in buffered address/data paths
I_OH/I_OL Drive Strength	±4 mA (min) at V_CC = 3.0V - sufficient to drive 50-pF loads across PCB traces without signal degradation
V_IL/V_IH Input Thresholds	0.8 V / 2.0 V at V_CC = 3.0V - compatible with TTL and 3.3V LVTTL logic families
V_IN Tolerance	0 V to 5.5 V - allows direct connection to 5V microcontroller outputs without level shifters
I_CC Quiescent Current	2 µA (max) at 25°C - extends battery life in always-on sensor interface or standby mode
V_OLP Quiet Output Noise	0.3 V (typ.) at V_CC = 3.3V - minimizes ground bounce and crosstalk in dense mixed-signal PCB layouts

Pinout & Package

74LVX126MTR is housed in a 14-lead SOP (Small Outline Package) with 1.27 mm pitch, compliant with JEDEC MS-012. Pin 1 marked by notch or bevel; standard SO-14 footprint for automated assembly.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1G–4G (Active-Low OE)	Independent 3-state control per buffer - drives output to high-Z when high, enabling bus sharing
2, 5, 9, 12	1A–4A (Data Inputs)	5V-tolerant CMOS inputs - accept 0–5.5V signals regardless of V_CC; no external clamping required
3, 6, 8, 11	1Y–4Y (Data Outputs)	CMOS push-pull outputs with symmetrical sourcing/sinking - ensure matched rise/fall times and clean edges
7	GND	Reference ground plane - must be low-impedance connection to minimize switching noise coupling
14	V_CC	Primary supply (2–3.6V) - requires local 100 nF ceramic decoupling adjacent to pin

Key Features

Feature	Design Value
5V-tolerant inputs	Accepts 0–5.5V input signals with no damage or functional impact - eliminates need for external level translators
Power-down input protection	Inputs remain safe and non-latching even when V_CC = 0V - prevents backfeeding and system-level fault propagation
Balanced propagation delays	t_PLH ≅ t_PHL - ensures minimal duty cycle distortion in clock or strobe buffering applications
Low dynamic noise (V_OLP)	0.3 V typical ground bounce - reduces EMI and improves signal integrity in multi-buffered bus environments
High ESD immunity	2 kV HBM on all pins - meets industrial IEC 61000-4-2 requirements without additional protection circuitry

Applications

Industrial PLC I/O Expansion

Portable Medical Sensor Hub

Use Scenario: Isolating and buffering digital I/O lines between 5V microcontroller and 3.3V ADC/FPGA in modular I/O racks.

IC Role / Device Role / Timing Role: Level-translating bus buffer with 3-state control for shared data bus arbitration.

Use Value: Eliminates discrete resistor-divider or MOSFET translators while maintaining <4.5 ns delay and <0.5 ns skew across 4 channels.

Use Scenario: Interfacing legacy 5V patient monitor sensors to low-power 3.3V ARM Cortex-M4 host MCU in handheld diagnostics.

IC Role / Device Role / Timing Role: Voltage-tolerant input conditioner and low-noise output driver for serial sensor data lines.

Use Value: Enables direct connection without external clamps; 2 µA quiescent current extends battery runtime beyond 72 hours.

Automotive Body Control Module

Test Equipment Digital Pattern Generator

Use Scenario: Buffering LIN bus wake-up signals and switch status inputs in 12V vehicle subsystems with 3.3V domain controllers.

IC Role / Device Role / Timing Role: Robust input interface with latch-up immunity and extended temperature operation (–55°C to +125°C).

Use Value: Survives load-dump transients and cold-cranking conditions due to 7V absolute max input rating and >200 mA latch-up immunity.

Use Scenario: Driving multiple parallel test points from a single FPGA output bank in automated test fixtures.

IC Role / Device Role / Timing Role: Fan-out buffer with matched edge rates and low skew for synchronized stimulus delivery.

Use Value: 1.5 ns max output-to-output skew ensures simultaneous toggling across 4 channels at 100 MHz test frequencies.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC126APWR	Wider V_CC range (1.65–3.6V); lower t_PD (3.7 ns typ.); no 5V tolerance above V_CC + 0.5V	Requires external clamping for 5V inputs; better suited for pure 1.8/3.3V systems	Select when operating below 2.0V or needing faster propagation, but avoid if interfacing true 5V sources
74LCX126MTCX	Higher drive (±24 mA); 5V tolerant; operates up to 3.6V but higher ICC (10 µA max)	Delivers stronger drive for heavy capacitive loads; consumes >5× more quiescent current	Prefer for driving >100 pF traces or terminated lines; not optimal for battery-constrained designs

Compared with SN74LVC126APWR and 74LCX126MTCX, the 74LVX126MTR uniquely balances 5V input tolerance, ultra-low ICC, and industrial temperature support - making it optimal for cost-sensitive, battery-operated, and mixed-voltage embedded interfaces where power and robustness are co-prioritized.

Availability

74LVX126MTR is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, portable medical sensor hubs, automotive body control modules, and test equipment digital pattern generators requiring stable component supply and long-term lifecycle assurance.

Supply support for 74LVX126MTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with broad analog, digital, and MEMS product portfolios.

The 74LVX series targets low-voltage, low-power logic interfacing in battery-powered and noise-sensitive applications - designed specifically for seamless 5V-to-3.3V domain bridging without external components.

FAQ

Can 74LVX126MTR safely interface a 5V microcontroller GPIO to a 3.3V FPGA without external components?

Yes. Its inputs tolerate 0–5.5V regardless of V_CC level, and outputs swing rail-to-rail within the 3.3V domain. No series resistors, clamps, or level shifters are needed - verified per Absolute Maximum Ratings (VI = –0.5 to +7.0 V) and Recommended Operating Conditions (VI = 0 to 5.5 V).

What is the maximum capacitive load this device can drive while maintaining specified t_PD and skew?

The datasheet specifies t_PD and t_OSLH/t_OSHL skew up to 50 pF (Table 8). At CL = 50 pF, t_PD remains ≤9.5 ns (max) and skew ≤1.5 ns (max) at V_CC = 3.3V. Driving >50 pF may increase delay and degrade edge fidelity without violating DC specs.

Does the 74LVX126MTR support hot insertion or live board swapping?

Yes. Power-down protection ensures inputs remain high-impedance and non-latching when V_CC = 0V, and 5V-tolerant inputs prevent backfeeding. This enables safe insertion into powered-backplane systems - confirmed by VI ratings valid down to V_CC = 0V and IIK limits of ±20 mA.

How does its ESD performance compare to standard 74HC-series buffers?

It provides 2 kV HBM ESD immunity on all pins - exceeding typical 74HC devices (typically 2 kV for inputs only). This is achieved via integrated protection diodes and C2MOS process hardening, validated per JESD22-A114 and referenced in the "Static Discharge Protection" section of the datasheet.

74LVX126MTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74LVX

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 2V ~ 3.6V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SO

74LVX126MTR FAQ

1.How can I place an order for 74LVX126MTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVX126MTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVX126MTR reliable?

The price and inventory of 74LVX126MTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVX126MTR is usually 5 days.

3.What payment methods are accepted for 74LVX126MTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVX126MTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVX126MTR?

74LVX126MTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVX126MTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVX126MTR?

For technical support, including 74LVX126MTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVX126MTR requirements.

6.How does Aetrix verify that 74LVX126MTR is sourced from the original manufacturer or authorized distributors?

All 74LVX126MTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVX126MTR meets industry standards.

7.What is the process for return or replacement of 74LVX126MTR?

All 74LVX126MTR units undergo pre-shipment inspection (PSI). If there is an issue with 74LVX126MTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVX126MTR part is unused and in its original packaging.

Return procedure for 74LVX126MTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…