STMicroelectronics 74LVX138MTR
- Part No.:
- 74LVX138MTR
- Manufacturer:
- STMicroelectronics
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74LVX138MTR.pdf
- Description:
- IC DECODER/DEMUX 1 X 3:8 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,713
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVX138MTR from STMicroelectronics is a low-voltage CMOS 3-to-8 line decoder with inverting outputs, 5V-tolerant inputs, and pin/function compatibility with standard 74-series 138 devices. It operates from 2V to 3.6V, delivers 5.5ns typical propagation delay at 3.3V, supports 4mA output drive, and features power-down input protection enabling safe 5V-to-3.3V interfacing in memory address decoding systems.
For engineers reviewing the 74LVX138MTR datasheet, 74LVX138MTR pinout, 74LVX138MTR application, or 74LVX138MTR equivalent, key selection criteria include its 5V-tolerant input voltage range (0–5.5V), symmetrical output impedance (|IOH| = IOL ≥ 4mA), low quiescent current (ICC ≤ 4µA), balanced tPLH/tPHL delays, and guaranteed operation down to –55°C for industrial and battery-powered embedded control.
Technical Context
The 74LVX138 implements a fully decoded 3-bit binary input (A, B, C) to eight active-low outputs (Y0–Y7), controlled by three enable inputs (G1, G2A, G2B) with hierarchical logic: all outputs go high if G1 is low OR either G2A or G2B is high. Its sub-micron C2MOS process enables true CMOS low power while maintaining high speed.
Input protection allows 0–7V input voltage regardless of VCC, supporting hot-swap and mixed-voltage system interfacing. All inputs/outputs include 2kV ESD protection, and dynamic noise parameters (VOLP = 0.3V typ., tOSLH ≤ 1.5ns) are specified under defined load and transition conditions (CL = 50pF, tr/tf = 3ns).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 2.0V to 3.6V - Enables direct use in 3.3V logic domains with 1.2V data retention during standby. |
| tPD (A/B/C → Y) | 5.5ns typ. at VCC = 3.3V, CL = 15pF - Supports >100MHz address decode timing in memory subsystems. |
| 5V-Tolerant Inputs | VI = 0–5.5V independent of VCC - Allows direct connection to 5V buses without level shifters. |
| IOL / IOH | ≥ 4mA at VCC = 3.0V - Drives standard TTL loads or multiple CMOS inputs in fanout-critical designs. |
| ICC (Quiescent) | 4µA max. at TA = 25°C - Enables ultra-low-power operation in battery-backed or energy-harvesting systems. |
| VOLP (Dynamic Noise) | 0.3V typ. at VCC = 3.3V, CL = 50pF - Limits ground bounce and crosstalk in dense PCB layouts. |
| Operating Temperature | –55°C to +125°C - Qualified for extended industrial and automotive under-hood applications. |
Pinout & Package
74LVX138MTR is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package per JEDEC MS-012, tape-and-reel format (MTR suffix), with 1.27mm pitch and body dimensions 9.8 × 5.8 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | A, B, C | 3-bit binary address select inputs - determine active-low output (Y0–Y7) when device is enabled. |
| 4, 5 | G2A, G2B | Active-high enable inputs - both must be low for decode function; used for cascading multiple decoders. |
| 6 | G1 | Active-low enable input - complements G2A/G2B for flexible hierarchical enable logic. |
| 7, 9–15 | Y0–Y7 | Active-low decoded outputs - only one asserted low per valid input combination; open-drain compatible. |
| 8 | GND | Ground reference - shared return path for all internal logic and output drivers. |
| 16 | VCC | Positive supply - powers internal logic and output stages; accepts 2.0–3.6V nominal. |
Key Features
| Feature | Design Value |
|---|---|
| 5V-tolerant inputs | Supports mixed-voltage system integration without external level translators or resistive dividers. |
| Power-down input protection | Accepts 0–7V on any input regardless of VCC state - prevents latch-up during power sequencing or hot insertion. |
| Symmetrical output drive | |IOH| = IOL ≥ 4mA ensures matched rise/fall times and consistent timing margins across all outputs. |
| Low dynamic noise (VOLP) | 0.3V typical quiet-output noise reduces signal integrity risk in high-density routing and multi-load fanout. |
| Latch-up immunity | Improved process design meets JEDEC JESD78 Class II (>100mA) latch-up immunity for robust operation. |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
|
Use Scenario: Selecting one of eight SRAM or ROM chips in a 32-bit microcontroller-based embedded system with 3.3V core and legacy 5V peripherals. IC Role / Device Role / Timing Role: Active-low address decoder translating A15–A13 to chip-select lines, synchronized with CPU clock domain. Use Value: Eliminates need for discrete level-shifting circuitry while guaranteeing <11.5ns worst-case propagation delay across full temperature range. |
Use Scenario: Enabling individual I/O expanders, ADCs, or DACs on an industrial PLC backplane where bus voltage may exceed VCC. IC Role / Device Role / Timing Role: Peripheral selector with hierarchical enable (G1, G2A, G2B) allowing modular board-level expansion. Use Value: 5V-tolerant inputs accept 5V control signals directly; power-down protection prevents malfunction during partial power-up sequences. |
| Low-Power Sensor Hub | Battery-Powered Instrumentation |
|
Use Scenario: Managing eight analog sensor channels in a portable environmental monitor powered by a 3.3V Li-ion cell. IC Role / Device Role / Timing Role: Multiplexed sensor activation controller - activates one sensor at a time to minimize total system current. Use Value: 4µA max ICC extends battery life; –55°C to +125°C rating supports outdoor deployment in extreme climates. |
Use Scenario: Configuring measurement ranges in a handheld multimeter using switched precision resistor networks. IC Role / Device Role / Timing Role: Precision analog switch driver - selects gain-setting resistors with minimal leakage and glitch-free transitions. Use Value: Low VOLP (0.3V typ.) prevents false triggering of downstream comparators; balanced tPLH/tPHL ensures predictable settling behavior. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 inverting decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC138PW,118 (Nexperia) | Lower VCC min (1.65V), higher speed (tPD = 4.2ns typ.), but only 3.6V max input tolerance. | Not suitable for direct 5V interface; requires external clamping or level shifting in mixed-voltage systems. | Select when operating exclusively in 1.65–3.6V domains and maximum speed is critical. |
| SN74LV138APWR (TI) | Same 2–3.6V VCC range and 5V-tolerant inputs, but higher ICC (20µA max) and slower tPD (7.5ns typ. at 3.3V). | Acceptable for cost-sensitive industrial controls where ultra-low power is not required. | Select when sourcing flexibility or TI ecosystem alignment outweighs 5× quiescent current penalty. |
Compared with 74LVC138PW and SN74LV138APWR, the 74LVX138MTR uniquely balances 5V-tolerance, 4µA quiescent current, and 5.5ns speed - making it optimal for battery-powered, mixed-voltage, and extended-temperature embedded decoding where reliability and power efficiency are co-prioritized.
Availability
74LVX138MTR is available at Aetrix Electronics and suitable for memory address decoding, peripheral select logic, low-power sensor hubs, and battery-powered instrumentation requiring stable component supply across industrial temperature grades and long-term production cycles.
Supply support for 74LVX138MTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in automotive, industrial, and power management ICs, with broad portfolio coverage from microcontrollers to analog and discrete devices.
The 74LVX series was designed specifically for low-voltage, low-noise, 5V-tolerant logic interfacing in portable and mixed-signal systems - bridging legacy 5V infrastructure with emerging 3.3V and lower-core digital architectures.
FAQ
Is 74LVX138MTR pin-compatible with standard 74HC138 or 74LS138?
Yes - it is pin- and function-compatible with 74-series 138 decoders, including identical pin numbering (A/B/C, G1/G2A/G2B, Y0–Y7, VCC, GND). However, unlike 74LS138, it requires no pull-up resistors on outputs and operates natively at 3.3V with 5V-tolerant inputs.
Can 74LVX138MTR safely interface a 5V microcontroller to a 3.3V FPGA?
Yes - its 5V-tolerant inputs accept 0–5.5V logic levels regardless of VCC, and its 3.3V-compatible outputs meet FPGA input thresholds. No level-shifting components are needed, provided the FPGA's input clamp diodes are not relied upon for sustained 5V injection.
What is the maximum output capacitive load supported at full speed?
The device is characterized up to 50pF load capacitance, with tPD = 8.0ns (max) and tOSLH ≤ 1.5ns at VCC = 3.3V. Driving >50pF increases propagation delay nonlinearly and may degrade VOLP; for >100pF loads, consider buffering or reducing trace length.
Does 74LVX138MTR support partial power-down modes?
No - it has no dedicated sleep or standby mode. However, its power-down input protection allows inputs to float or remain at 5V while VCC is unpowered, preventing backfeeding or latch-up. Quiescent current remains ≤4µA only when VCC is applied and inputs are static.
74LVX138MTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74LVX
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 3.6V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74LVX138MTR FAQ
1.How can I place an order for 74LVX138MTR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVX138MTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVX138MTR reliable?
The price and inventory of 74LVX138MTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVX138MTR is usually 5 days.
3.What payment methods are accepted for 74LVX138MTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVX138MTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVX138MTR?
74LVX138MTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVX138MTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVX138MTR?
For technical support, including 74LVX138MTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVX138MTR requirements.
6.How does Aetrix verify that 74LVX138MTR is sourced from the original manufacturer or authorized distributors?
All 74LVX138MTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVX138MTR meets industry standards.
7.What is the process for return or replacement of 74LVX138MTR?
All 74LVX138MTR units undergo pre-shipment inspection (PSI). If there is an issue with 74LVX138MTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVX138MTR part is unused and in its original packaging.
Return procedure for 74LVX138MTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVX138MTR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

