Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

STMicroelectronics 74LX1G126CTR

Name: 74LX1G126CTR
Brand: STMicroelectronics
SKU: 74LX1G126CTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LX1G126CTR

Manufacturer:: STMicroelectronics

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 74LX1G126CTR.pdf

Description:: IC BUF NON-INVERT 5.5V SOT323-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,647

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LX1G126CTR from STMicroelectronics is a single-channel 3-state bus buffer with CMOS logic, designed for voltage-level translation between 1.65V–5.5V domains. It features 5V-tolerant inputs, 4.5ns max propagation delay at 3V, ±24mA output drive, and power-down protection enabling safe operation with VCC = 0V. It is used in low-power portable interface circuits requiring bidirectional signal isolation.

For engineers reviewing the 74LX1G126CTR datasheet, 74LX1G126CTR pinout, 74LX1G126CTR application, or 74LX1G126CTR equivalent, key selection criteria include 5V-tolerant input compatibility, symmetrical 24mA drive capability at 3V, high-impedance enable timing (tPLZ/tPZL ≤ 5.5ns), and SOT323-5L footprint constraints in space-constrained designs.

Technical Context

This device implements a single non-inverting buffer with active-low 3-state enable (1G), supporting mixed-voltage system interfacing without level shifters. Its sub-micron C2MOS process enables 1µA max ICC at 25°C and latch-up immunity per JEDEC JESD78.

The input structure accepts 0–7V regardless of VCC, while outputs maintain symmetrical |IOH| = |IOL| ≥ 24mA at VCC = 3.0–3.6V and support 1.2V data retention - critical for partial-power-down states in battery-backed systems.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	1.65V to 5.5V - supports direct connection to 1.8V, 2.5V, 3.3V, and 5V rails without external regulators
tPD (Max)	4.5ns at VCC = 3V - enables reliable operation in high-speed digital control paths up to ~100MHz
IOL / IOH (Min)	±24mA at VCC = 3.0–3.6V - drives standard TTL loads and short PCB traces without buffering
VI Input Range	−0.5V to +7.0V - allows hot-plug-safe interfacing with 5V peripherals while powered from 1.8V
ICC (Max)	1µA at TA = 25°C - reduces quiescent current in always-on subsystems like wake-on-event logic
tPLZ / tPZL (Max)	5.5ns at VCC = 3.0–3.6V - ensures fast bus release for time-critical arbitration protocols

Pinout & Package

Supplied in SOT323-5L package: 1.80 × 2.20 mm body, 0.65 mm pitch, 5-terminal surface-mount outline with exposed pad not present. Pin 1 = 1G (active-low output enable), Pin 2 = 1A (input), Pin 3 = GND, Pin 4 = 1Y (output), Pin 5 = VCC.

Pin/Terminal	Circuit Role	Design Meaning
1 (1G)	Active-low 3-state enable	Drives output to high-Z when logic HIGH; enables bus sharing without contention
2 (1A)	Data input	Accepts 5V-tolerant signals; no clamping required when VCC = 1.8V
3 (GND)	Ground reference	Common return path for all I/O and supply currents; must be low-inductance
4 (1Y)	Buffered non-inverting output	Delivers rail-to-rail swing with matched rise/fall times and 24mA sink/source
5 (VCC)	Positive supply	Single supply powers both input and output stages; supports 1.65–5.5V operation

Key Features

Feature	Design Value
5V-tolerant inputs	Operates with VI up to 7V independent of VCC - eliminates external clamping diodes in 3.3V↔5V bridges
Symmetrical output drive	\|IOH\| = \|IOL\| ≥ 24mA at 3V - avoids signal skew in push-pull bus configurations
Power-down protection	Inputs/outputs tolerate 0V VCC with no reverse current - enables safe insertion into live backplanes
Balanced propagation delays	tPLH ≈ tPHL - minimizes duty-cycle distortion in clock distribution or data strobe paths

Applications

USB Peripheral Interface

Low-Power Sensor Hub

Use Scenario: Isolating USB 2.0 D+ and D− lines between a 3.3V microcontroller and legacy 5V transceiver during suspend mode.

IC Role / Device Role / Timing Role: Single-directional 3-state buffer enabling dynamic bus segmentation under firmware control.

Use Value: Prevents back-driving during VBUS removal; 1µA ICC extends suspend duration by >20% vs. standard buffers.

Use Scenario: Level-shifting I²C signals from a 1.8V sensor node to a 3.3V host MCU in wearable health monitors.

IC Role / Device Role / Timing Role: Non-inverting voltage translator with guaranteed 4.5ns tPD to preserve I²C timing margins at 400kHz.

Use Value: Eliminates need for dual-supply translators; 5V-tolerant inputs withstand ESD events on shared PCB traces.

Industrial PLC I/O Module

Automotive Body Control Unit

Use Scenario: Buffering GPIOs between a 2.5V FPGA and 5V relay driver IC in programmable logic controllers.

IC Role / Device Role / Timing Role: Output-enable controlled bus isolator preventing contention during FPGA reconfiguration.

Use Value: tPLZ ≤ 5.5ns ensures clean release before new configuration asserts outputs - avoids relay chatter.

Use Scenario: Enabling/disabling CAN transceiver standby mode via microcontroller GPIO in door module ECUs.

IC Role / Device Role / Timing Role: Logic-level shifter and enable gate for 5V CAN PHY power control line.

Use Value: −0.5V to +7.0V VI rating survives load-dump transients; 125°C operation meets AEC-Q100 Grade 2.

Equivalent & Alternatives

The following parts are listed as comparable options for similar single-channel 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G126DBVR	Higher ICC (10µA typ), 3.6V max VCC, no 5V-tolerant inputs	Requires external clamping for 5V interfaces; unsuitable for hot-swap scenarios	Select only if operating strictly within 1.65–3.6V domain and cost is primary constraint
NC7SZ126P5X	Lower drive (±8mA at 3V), 5.5V VCC max, but no guaranteed 5V-tolerant inputs	Limited fan-out in noisy industrial environments; lacks power-down protection	Prefer only for low-current, single-rail consumer applications where leakage <1µA is not required

Compared with SN74LVC1G126DBVR and NC7SZ126P5X, the 74LX1G126CTR uniquely combines 5V-tolerant inputs, 1µA ICC, and 24mA drive across 1.65–5.5V - making it the sole choice for robust mixed-voltage bus isolation with zero external components.

Availability

74LX1G126CTR is available at Aetrix Electronics and suitable for USB peripheral interface, low-power sensor hub, and industrial PLC I/O module designs requiring stable component supply across automotive, industrial, and medical product lifecycles.

Supply support for 74LX1G126CTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, MCU, power, and MEMS products for industrial, automotive, and consumer markets.

The 74LX series targets ultra-low-power, mixed-voltage logic interfacing - specifically engineered for battery-operated and energy-sensitive systems needing rail-flexible signal conditioning without external level shifters.

FAQ

Can 74LX1G126CTR operate with VCC = 1.2V?

No - the absolute minimum operating VCC is 1.65V per recommended conditions. While data retention is specified down to 1.2V, functional logic operation (propagation delay, drive strength, VIH/VIL thresholds) is only guaranteed from 1.65V upward. Below 1.65V, timing and noise margin degrade unpredictably.

Is the SOT323-5L package RoHS-compliant and lead-free?

Yes - STMicroelectronics certifies the 74LX1G126CTR in SOT323-5L as RoHS-compliant and lead-free per EU Directive 2011/65/EU, with homogeneous lead content <1000 ppm. The device uses matte tin plating and meets JEDEC J-STD-020 moisture sensitivity level 1 (MSL1) for unlimited floor life at ≤30°C/60% RH.

What is the maximum capacitive load this buffer can drive reliably?

The AC specifications guarantee timing performance up to 50pF load capacitance with RL = 500Ω at VCC = 3.0–3.6V. Driving >50pF increases tPLH/tPHL nonlinearly and may violate setup/hold margins in synchronous systems; for >50pF, add series termination or reduce trace length to limit effective CL.

Does the 74LX1G126CTR require external pull-up or pull-down resistors on 1G or 1A?

No - internal weak pull-downs are not present, and the device does not require external biasing. However, to prevent floating 1G (causing unintended high-Z state), a 10kΩ pull-down to GND is recommended in systems where the enable signal may be undriven during power-up or reset. 1A has no DC bias requirement.

74LX1G126CTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74LX

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-323-5

74LX1G126CTR FAQ

1.How can I place an order for 74LX1G126CTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LX1G126CTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LX1G126CTR reliable?

The price and inventory of 74LX1G126CTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LX1G126CTR is usually 5 days.

3.What payment methods are accepted for 74LX1G126CTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LX1G126CTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LX1G126CTR?

74LX1G126CTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LX1G126CTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LX1G126CTR?

For technical support, including 74LX1G126CTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LX1G126CTR requirements.

6.How does Aetrix verify that 74LX1G126CTR is sourced from the original manufacturer or authorized distributors?

All 74LX1G126CTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LX1G126CTR meets industry standards.

7.What is the process for return or replacement of 74LX1G126CTR?

All 74LX1G126CTR units undergo pre-shipment inspection (PSI). If there is an issue with 74LX1G126CTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LX1G126CTR part is unused and in its original packaging.

Return procedure for 74LX1G126CTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…