STMicroelectronics 74LX1G126STR
- Part No.:
- 74LX1G126STR
- Manufacturer:
- STMicroelectronics
- Package:
- SC-74A, SOT-753
- Datasheet:
-
74LX1G126STR.pdf
- Description:
- IC BUF NON-INVERT 5.5V SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:1,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LX1G126STR from STMicroelectronics is a single-channel 3-state bus buffer with CMOS logic, designed for voltage-level translation between 1.65V–5.5V domains. It features 5V-tolerant inputs, 4.5ns max propagation delay at 3V, ±24mA output drive, and power-down protection enabling safe operation with VCC = 0V. It is used in low-power portable I²C/SPI data path isolation and mixed-voltage microcontroller GPIO expansion.
For engineers reviewing the 74LX1G126STR datasheet, 74LX1G126STR pinout, 74LX1G126STR application, or 74LX1G126STR equivalent, key selection criteria include 5V input tolerance, symmetrical 24mA drive at 3V, 1.65V minimum operating voltage, high-impedance enable timing (tPLZ/tPZL ≤ 5.5ns), and SOT23-5L package compatibility with space-constrained PCB layouts.
Technical Context
This device implements a single non-inverting buffer with active-low 3-state enable (1G), supporting bidirectional voltage translation without direction control. Its C2MOS process enables latch-up immunity and allows input voltages up to 7V regardless of VCC state.
Power-down protection ensures inputs and outputs remain high-impedance and non-damaging when VCC = 0V, while symmetrical |IOH| = |IOL| = 24mA (min) at VCC = 3V guarantees matched rise/fall behavior and balanced signal integrity in push-pull or open-drain emulation scenarios.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Non-inverting 3-state buffer with active-low enable (1G) |
| Supply Voltage Range | 1.65V to 5.5V - supports dual-rail systems including 1.8V/3.3V/5V interfaces |
| Max Propagation Delay | 4.5ns at VCC = 3V, CL = 50pF - enables >100MHz data rates in short traces |
| Output Drive Strength | ±24mA at VCC = 3V - sufficient to drive 50Ω transmission lines or multiple CMOS loads |
| Input Voltage Tolerance | −0.5V to +7.0V independent of VCC - permits hot-plug and level-shifting without external clamps |
| Quiescent Current | 1µA max at TA = 25°C - suitable for battery-backed or always-on monitoring nodes |
| Operating Temperature | −55°C to +125°C - qualified for automotive under-hood and industrial control environments |
Pinout & Package
SOT23-5L package: 5-pin surface-mount, 1.3mm height, 2.8 × 1.5mm footprint, tape-and-reel compatible (TR).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1G) | Active-low Output Enable | Drives output Y to high-impedance when HIGH; enables buffer when LOW |
| 2 (1A) | Data Input | 5V-tolerant input accepting 0–7V regardless of VCC; no level-shifter needed |
| 3 (GND) | Ground Reference | 0V reference for all internal logic and I/O; must be connected before VCC |
| 4 (1Y) | Buffered Data Output | CMOS-compatible output with symmetrical sourcing/sinking and 5V-safe clamp diodes |
| 5 (VCC) | Positive Supply | Supplies core logic and output stage; supports 1.65–5.5V; powers internal protection circuits |
Key Features
| Feature | Design Value |
|---|---|
| 5V-tolerant inputs | Accepts 0–7V on 1A/1G pins with VCC as low as 1.65V - eliminates external level translators |
| Power-down protection | Inputs and outputs remain safe and non-latching when VCC = 0V - enables hot-swap and partial-power-down systems |
| Symmetrical output drive | |IOH| = |IOL| = 24mA min at VCC = 3V - ensures matched edge rates and minimal skew in bidirectional paths |
| Balanced propagation delays | tPLH ≈ tPHL - reduces duty-cycle distortion in clock forwarding or data retiming applications |
| Enhanced latch-up immunity | Qualified per JEDEC JESD78 - withstands >200mA transient current without functional interruption |
Applications
| Industrial Sensor Interface | Low-Power Wearable MCU Expansion |
|---|---|
|
Use Scenario: Isolating analog sensor ADC interface from noisy digital supply domain in factory-floor PLC modules. IC Role / Device Role / Timing Role: Unidirectional signal buffer with 5V-tolerant input accepting sensor-side 5V logic while powered from clean 3.3V rail. Use Value: Prevents ground-loop noise injection and enables safe hot-swap of sensor subassemblies without system reset. |
Use Scenario: Extending GPIO count on an ARM Cortex-M0+ wearable SoC operating at 1.8V while interfacing with 3.3V display driver. IC Role / Device Role / Timing Role: Level-translating buffer enabling 1.8V MCU to drive 3.3V peripheral without external resistors or MOSFETs. Use Value: Reduces BOM count by eliminating discrete level shifters and cuts PCB area by 40% vs. dual-supply solutions. |
| I²C Bus Segment Isolation | Automotive Body Control Module |
|
Use Scenario: Segmenting I²C bus between infotainment head unit (3.3V) and door module (5V) to prevent fault propagation. IC Role / Device Role / Timing Role: 3-state buffer placed on SDA line, enabled only during master-initiated transfers to break DC coupling. Use Value: Maintains I²C timing compliance (tBUF, tHD:STA) while blocking fault currents across voltage domains. |
Use Scenario: Driving LED status indicators from a 5V-tolerant microcontroller GPIO in under-dash lighting control unit. IC Role / Device Role / Timing Role: High-drive buffer providing 24mA sink capability to directly drive 20mA LEDs without external transistor. Use Value: Eliminates discrete driver components, reduces thermal load on MCU, and improves ESD robustness via integrated protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single-channel 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Lower ICC (100nA typ), but only 3.6V max VCC and no 7V input tolerance | Not suitable for 5V-to-3.3V translation where input may exceed 3.6V | Select when operating strictly within 1.65–3.6V and ultra-low quiescent current is critical |
| NC7SZ126P5X | Wider temp range (−40°C to +85°C only), higher tPD (5.5ns), no power-down protection | Cannot safely operate with VCC = 0V; unsuitable for hot-swap or partial-power systems | Select for cost-sensitive consumer applications where full industrial temp and safety features are unnecessary |
Compared with SN74LVC1G126DBVR and NC7SZ126P5X, the 74LX1G126STR uniquely combines 7V input tolerance, VCC = 0V safe operation, and −55°C to +125°C qualification - making it the only option for automotive body controllers and industrial fieldbus nodes requiring robust mixed-voltage interoperability.
Availability
74LX1G126STR is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power wearable MCU expansions, and automotive body control modules requiring stable component supply across extended temperature and mixed-voltage conditions.
Supply support for 74LX1G126STR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with broad manufacturing and quality certifications.
The 74LX series targets low-voltage, high-speed logic applications in space-constrained and mixed-supply systems, emphasizing robustness, wide voltage operation, and seamless integration with legacy 5V infrastructure.
FAQ
Can the 74LX1G126STR operate with VCC = 0V?
Yes - its power-down protection circuitry allows inputs and outputs to tolerate 0–7V signals even when VCC is unpowered or disconnected. This prevents latch-up and enables safe hot-swap operation in modular systems where subsystems power up/down independently.
What is the maximum capacitive load this buffer can drive reliably?
At VCC = 3V, the device maintains ≤4.5ns propagation delay with CL = 50pF and RL = 500Ω, confirming reliable operation into typical PCB traces and 2–3 standard CMOS inputs. For CL > 50pF, edge rate degrades linearly; design margin requires derating to ≤30pF for <5ns timing-critical paths.
Does the 74LX1G126STR require external pull-up resistors on its output?
No - the output is a standard CMOS totem-pole structure capable of actively driving both HIGH and LOW states. Pull-ups are unnecessary unless implementing wired-OR logic or I²C open-drain emulation, in which case external resistors must be sized per bus capacitance and speed requirements.
How does the 74LX1G126STR compare to standard 74HC126 in mixed-voltage designs?
Unlike 74HC126, which requires VCC ≥ 4.5V for 5V input tolerance and lacks power-down protection, the 74LX1G126STR accepts 5V inputs at VCC = 1.8V and remains safe with VCC = 0V. Its lower VCC range and integrated clamps eliminate external components needed for HC-series interfacing.
74LX1G126STR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74LX
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
74LX1G126STR FAQ
1.How can I place an order for 74LX1G126STR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LX1G126STR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LX1G126STR reliable?
The price and inventory of 74LX1G126STR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LX1G126STR is usually 5 days.
3.What payment methods are accepted for 74LX1G126STR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LX1G126STR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LX1G126STR?
74LX1G126STR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LX1G126STR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LX1G126STR?
For technical support, including 74LX1G126STR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LX1G126STR requirements.
6.How does Aetrix verify that 74LX1G126STR is sourced from the original manufacturer or authorized distributors?
All 74LX1G126STR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LX1G126STR meets industry standards.
7.What is the process for return or replacement of 74LX1G126STR?
All 74LX1G126STR units undergo pre-shipment inspection (PSI). If there is an issue with 74LX1G126STR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LX1G126STR part is unused and in its original packaging.
Return procedure for 74LX1G126STR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LX1G126STR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

