Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

STMicroelectronics 74V1G384STR

Name: 74V1G384STR
Brand: STMicroelectronics
SKU: 74V1G384STR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74V1G384STR

Manufacturer:: STMicroelectronics

Category:: Signal Switches, Multiplexers, Decoders

Package:: SC-74A, SOT-753

Datasheet:: 74V1G384STR.pdf

Description:: IC BUS SWITCH 1 X 1:1 SOT23-5L

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,139

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74V1G384STR from STMicroelectronics is a single high-speed CMOS bus switch in SOT23-5L package, operating from 3.0V to 5.5V with 0.5ns typical propagation delay at 5V, 7Ω typical ON resistance at VCC=5V/VIN=0V/II/O=30mA, and 5V-tolerant OE control pin. It functions as a bidirectional signal path controller in portable logic-level translation and power-gated I/O routing.

For engineers reviewing the 74V1G384STR datasheet, 74V1G384STR pinout, 74V1G384STR application, or 74V1G384STR equivalent, key selection criteria include ON-resistance vs. voltage, enable timing (tPLZ/tPZL), supply voltage range compatibility, and 5V-tolerant control input behavior in mixed-voltage systems.

Technical Context

This device implements a single-pole single-throw (SPST) analog switch using silicon gate C2MOS technology, enabling bidirectional signal flow between I/O and O/I pins when OE is low. Its 5V-tolerant OE input allows direct interfacing with legacy 5V logic while powered from 3.3V supplies.

Switching performance is characterized by tON = 3.8ns and tOFF = 3.3ns (typical at VCC = 5V), with ON resistance varying from 7Ω (VIN = 0V) to 14Ω (VIN = 2.4V) under defined load conditions. Input and output capacitances are 4pF and 7pF respectively, supporting high-speed digital signal routing without significant loading.

Key Specifications

Parameter	Value and Actual Design Meaning
tPD (propagation delay)	0.5ns typical at VCC = 5V - enables sub-nanosecond signal pass-through for high-speed bus gating
RON (ON resistance)	7Ω typical at VCC = 5V, VIN = 0V, II/O = 30mA - minimizes voltage drop and signal distortion in active path
VCC operating range	3.0V to 5.5V - supports dual-supply systems and battery-powered 3.3V/5V mixed-voltage designs
OE input tolerance	5V tolerant - permits direct connection to 5V control logic without level-shifting circuitry
ICC (quiescent current)	1µA maximum at TA = 25°C - ensures ultra-low static power in always-on or standby signal paths
CIN / CO (capacitance)	4pF / 7pF - limits capacitive loading on driving and receiving nodes in high-frequency data lines

Pinout & Package

SOT23-5L package: 5-pin surface-mount, 1.3mm height, 2.8mm × 1.5mm body, gull-wing leads, tape-and-reel compatible.

Pin/Terminal	Circuit Role	Design Meaning
1	I/O	Bidirectional signal terminal - connects to one side of switched bus segment; no internal directionality
2	O/I	Bidirectional signal terminal - connects to opposite side of switched bus segment; electrically identical to Pin 1
3	GND	Reference ground - required for proper biasing of internal MOSFET channel and noise immunity
4	OE	Active-HIGH enable input - switch conducts when OE = LOW; high-impedance state when OE = HIGH
5	VCC	Positive supply - powers internal switch core; must be within 3.0–5.5V for specified RON and timing

Key Features

Feature	Design Value
High-speed switching	tPLZ = 3.8ns typical disable time at 5V - reduces bus contention window during dynamic reconfiguration
Low ON-resistance variation	RON = 7Ω to 14Ω across input voltage range - maintains consistent signal integrity over full logic swing
5V-tolerant control	OE accepts 0–5.5V inputs regardless of VCC - eliminates external level shifters in mixed-voltage enable paths
Ultra-low quiescent current	ICC ≤ 1µA at 25°C - preserves battery life in always-connected portable I/O isolation circuits

Applications

USB 2.0 Data Line Isolation

Mobile SoC Power-Gated Peripherals

Use Scenario: Isolating D+ and D− lines during USB suspend mode to prevent leakage current through inactive PHY.

IC Role / Device Role / Timing Role: Bidirectional analog switch controlled by PMIC-sourced suspend signal on OE pin.

Use Value: 1µA ICC and 5V-tolerant OE allow direct integration with 3.3V SoC and 5V USB PHY without auxiliary logic or level shifters.

Use Scenario: Gating clock or data signals to peripherals (e.g., camera interface, SDIO) during deep sleep states.

IC Role / Device Role / Timing Role: Signal path enabler/disabler synchronized to power-state transitions via system controller.

Use Value: 0.5ns tPD and 7Ω RON preserve signal edge fidelity and minimize insertion loss in high-speed peripheral interfaces.

LVDS Pair Routing Switch

Legacy Interface Voltage Translation

Use Scenario: Selecting between two LVDS sources feeding a single receiver in test equipment or FPGA-based protocol analyzers.

IC Role / Device Role / Timing Role: Low-capacitance (7pF CO), low-RON analog switch placed inline with differential pairs.

Use Value: 4pF CIN and 7pF CO limit skew and reflection; matched RON ensures common-mode stability across both legs.

Use Scenario: Interfacing 3.3V microcontroller GPIOs with 5V industrial sensors or displays requiring clean level translation.

IC Role / Device Role / Timing Role: Unidirectional or bidirectional voltage-domain bridge enabled by OE-controlled conduction.

Use Value: 5V-tolerant OE and 3.0–5.5V VCC range support seamless operation across both domains without external resistors or translators.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G3157DBVR	RON = 10Ω typical at 3.3V; tPD = 3.5ns; OE active LOW; no 5V tolerance on control pin	Requires level-shifter for 5V OE drive; better suited for pure 3.3V systems with tighter layout constraints	Select when VCC = 3.3V only and board space is critical (same SOT23-5 footprint)
NC7SZ384P5X	RON = 12Ω typical at 3.3V; tPD = 2.5ns; OE active LOW; 5V-tolerant inputs including OE	Higher RON increases voltage drop at 30mA; faster tPD but less robust at 5V VCC	Select when 5V-tolerant control is needed but VCC ≤ 3.6V and lower cost is prioritized

Compared with SN74LVC1G3157DBVR and NC7SZ384P5X, the 74V1G384STR uniquely combines 5V-tolerant OE, sub-nanosecond tPD at 5V, and lowest RON (7Ω) across the full 3–5.5V range-making it optimal for mixed-voltage, high-speed bus gating where signal integrity and control simplicity are co-critical.

Availability

74V1G384STR is available at Aetrix Electronics and suitable for USB 2.0 isolation, mobile SoC power-gated peripherals, and LVDS routing applications requiring stable component supply and long-term industrial availability.

Supply support for 74V1G384STR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.

The 74V1G384 belongs to ST's high-speed logic bus switch product line, engineered specifically for low-latency, low-distortion signal routing in portable and mixed-voltage embedded systems.

FAQ

What is the maximum allowable VCC voltage for continuous operation?

The absolute maximum VCC is +7.0V, but recommended continuous operation is limited to 3.0V–5.5V per datasheet specifications. Operating above 5.5V risks exceeding RON and timing parameters, and may accelerate parametric drift over temperature and lifetime. Designers should maintain VCC within the recommended range to ensure guaranteed performance across -55°C to +125°C.

Can the 74V1G384STR be used with 1.8V logic control signals?

No - the OE pin requires VIH ≥ 0.7VCC (minimum) for reliable recognition of HIGH, and VIL ≤ 0.3VCC for LOW. At VCC = 3.0V, VIH(min) = 2.1V; a 1.8V control signal falls below this threshold and will not reliably disable the switch. A level shifter or compatible 3.0V+ control source is required.

Is the I/O and O/I pin direction fixed or configurable?

The I/O and O/I pins are fully bidirectional and electrically symmetric - no internal directionality or driver/receiver assignment exists. Signal flow depends solely on external voltage potential and current direction. This symmetry enables use in either direction without redesign, provided OE control and VCC are correctly applied per application requirements.

Does the 74V1G384STR support hot insertion or live swapping?

No - the device lacks built-in hot-swap protection features such as slew-rate control, current limiting, or undervoltage lockout. Applying VCC or signals before power stabilization may cause transient latch-up or exceed absolute maximum ratings. System-level protection (e.g., series resistors, RC filters, or dedicated hot-swap controllers) is required for live-insertion scenarios.

74V1G384STR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74V

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 3V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

74V1G384STR FAQ

1.How can I place an order for 74V1G384STR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74V1G384STR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74V1G384STR reliable?

The price and inventory of 74V1G384STR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74V1G384STR is usually 5 days.

3.What payment methods are accepted for 74V1G384STR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74V1G384STR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74V1G384STR?

74V1G384STR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74V1G384STR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74V1G384STR?

For technical support, including 74V1G384STR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74V1G384STR requirements.

6.How does Aetrix verify that 74V1G384STR is sourced from the original manufacturer or authorized distributors?

All 74V1G384STR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74V1G384STR meets industry standards.

7.What is the process for return or replacement of 74V1G384STR?

All 74V1G384STR units undergo pre-shipment inspection (PSI). If there is an issue with 74V1G384STR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74V1G384STR part is unused and in its original packaging.

Return procedure for 74V1G384STR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…