onsemi 74VHC04M
- Part No.:
- 74VHC04M
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74VHC04M.pdf
- Description:
- IC INVERTER 6CH 1-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,912
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74VHC04M from ON Semiconductor is a hex inverter IC fabricated in advanced silicon-gate CMOS technology, delivering 3.8 ns typical propagation delay at 5 V, ±25 mA output drive, and operation across 2.0–5.5 V supply range. It serves as a logic-level signal inverter in digital interface circuits, clock buffering, and waveform shaping in industrial control and embedded systems.
For engineers reviewing the 74VHC04M datasheet, pinout, applications, or equivalent options, key selection criteria include input voltage tolerance (–0.5 V to +7.0 V), low quiescent current (2 µA max), noise immunity (28% VCC min), and SOIC-14 package compatibility with legacy 74HC04 designs.
Technical Context
The 74VHC04M implements six independent CMOS inverter gates with buffered outputs, enabling high noise immunity and stable switching across wide voltage and temperature ranges (–40°C to +85°C). Its input protection circuit allows safe interfacing between 3 V and 5 V systems, and supports battery-backup dual-supply configurations without risk of latch-up or damage.
All inputs feature power-down protection and are tolerant to voltages up to 7.0 V regardless of VCC level. The device meets JEDEC MS-012 mechanical standards for the M14A SOIC-14 package and complies with lead-free requirements per J-STD-020B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 3.8 ns (typ.) at VCC = 5 V, CL = 15 pF - enables reliable timing in 100+ MHz digital clock distribution paths |
| Supply Voltage Range | 2.0 V to 5.5 V - supports mixed-voltage system interfacing (e.g., 3.3 V MCU driving 5 V peripherals) |
| Output Drive | ±8 mA at VCC = 4.5 V - sufficient to drive multiple 74-series inputs or small capacitive loads (≤50 pF) |
| Input Voltage Tolerance | –0.5 V to +7.0 V - permits hot-swap and level-shifting without external clamping diodes |
| Quiescent ICC | 2 µA (max.) at TA = 25°C - enables ultra-low-power operation in battery-backed or standby modes |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded applications without derating |
Pinout & Package
74VHC04M is housed in a 14-lead Small Outline Integrated Circuit (SOIC) package per JEDEC MS-012, 0.150" narrow body (M14A), with standard pin spacing of 1.27 mm and body width of 3.9 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Inverter Input (A1–A6) | CMOS-compatible logic inputs with ESD protection and overvoltage tolerance up to +7.0 V |
| 2, 4, 6, 10, 12, 14 | Inverter Output (Y1–Y6) | Pull-up/pull-down complementary outputs capable of sourcing/sinking ±8 mA at 4.5 V |
| 7 | GND | Ground reference for all internal logic and I/O stages; must be low-impedance for noise immunity |
| 14 | VCC | Positive supply rail (2.0–5.5 V); decoupling capacitor required within 10 mm for stable high-speed operation |
Key Features
| Feature | Design Value |
|---|---|
| High-speed CMOS architecture | 3.8 ns propagation delay at 5 V enables use in >100 MHz clock inversion and pulse sharpening |
| Input overvoltage tolerance | Supports –0.5 V to +7.0 V input range independent of VCC - eliminates need for external level-shifters in mixed-rail systems |
| Power-down input protection | Inputs remain functional and non-latching even when VCC = 0 V - critical for hot-plug and partial-power-down scenarios |
| Low dynamic noise | VOLP = 0.4 V (typ.) at CL = 50 pF - reduces ground bounce and crosstalk in dense PCB layouts |
Applications
| Industrial PLC I/O Conditioning | Microcontroller GPIO Signal Inversion |
|---|---|
Use Scenario: Inverting sensor status signals (e.g., limit switch active-low outputs) before routing to PLC CPU modules. IC Role / Device Role / Timing Role: Logic-level translation and polarity correction for discrete input conditioning. Use Value: Eliminates need for discrete transistor inverters; supports direct connection to 24 V field wiring via series resistor due to +7.0 V input tolerance. | Use Scenario: Converting active-high reset signals from an MCU to active-low enable inputs on peripheral ICs. IC Role / Device Role / Timing Role: Synchronous signal polarity reversal with sub-4 ns delay to preserve timing margins. Use Value: Maintains setup/hold timing integrity in multi-chip reset chains while reducing board area versus discrete solutions. |
| Digital Audio Clock Buffering | Legacy TTL-to-CMOS Interface |
Use Scenario: Cleaning and inverting master clock signals (e.g., 12.288 MHz I²S MCLK) before distribution to DACs and ADCs. IC Role / Device Role / Timing Role: Waveform reshaping and fanout buffering with minimal jitter addition. Use Value: Low VOLP (0.4 V typ.) and tight tPD matching (<1 ns skew between channels) preserve clock edge integrity. | Use Scenario: Interfacing 5 V TTL outputs (e.g., from legacy UARTs) to 3.3 V CMOS inputs (e.g., FPGA I/O banks). IC Role / Device Role / Timing Role: Level-adaptive logic inversion with guaranteed VIH/VIL thresholds across 3.3 V and 5 V rails. Use Value: Eliminates external resistive dividers or dedicated level translators; supports bidirectional voltage domain bridging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC04D,653 (Nexperia) | Slower tPD (19 ns typ. at 4.5 V), higher ICC (2 µA vs. 2 µA), identical SO-14 package | Limited to ≤30 MHz operation; less suitable for high-speed clock inversion | Select when cost sensitivity outweighs speed requirements and full 2–5.5 V range is not needed |
| SN74LVC04APWR (Texas Instruments) | Wider VCC range (1.65–5.5 V), lower tPD (4.2 ns typ. at 3.3 V), but no +7.0 V input tolerance | Not suitable for hot-swap or overvoltage-prone interfaces; requires strict rail adherence | Prefer for 1.8 V/3.3 V-only systems where ultra-low voltage operation is mandatory |
Compared with 74HC04D and SN74LVC04APWR, the 74VHC04M uniquely balances high speed (3.8 ns), wide supply range (2–5.5 V), and robust +7.0 V input tolerance - making it optimal for industrial interface consolidation where reliability across voltage domains is critical.
Availability
74VHC04M is available at Aetrix Electronics and suitable for industrial PLC I/O modules, microcontroller-based sensor hubs, and digital audio clock distribution systems requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for 74VHC04M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient electronics for automotive, industrial, cloud computing, and IoT applications.
The 74VHC04M belongs to ON Semiconductor's legacy logic portfolio inherited from Fairchild, engineered for robustness in mixed-voltage digital interfacing and designed to replace bipolar TTL in industrial control, instrumentation, and embedded subsystems.
FAQ
What is the maximum input voltage rating for the 74VHC04M?
The 74VHC04M supports DC input voltages from –0.5 V to +7.0 V, independent of the VCC supply level. This allows safe interfacing with higher-voltage signals (e.g., 24 V industrial sensors with series limiting resistors) without external protection components. This specification is guaranteed per the Absolute Maximum Ratings table in the official datasheet Rev. 1.3.0.
Is the 74VHC04M pin-compatible with the 74HC04?
Yes, the 74VHC04M is pin and function compatible with the 74HC04, sharing identical SOIC-14 pinout, truth table, and logic behavior. However, the 74VHC04M offers faster propagation delay (3.8 ns vs. ~19 ns), wider supply range (2.0–5.5 V vs. 2.0–6.0 V), and enhanced input overvoltage tolerance (+7.0 V vs. VCC + 0.5 V).
What is the recommended operating temperature range for the 74VHC04M?
The 74VHC04M is rated for continuous operation from –40°C to +85°C, meeting industrial temperature grade requirements. This range is validated across all electrical parameters including propagation delay, output drive, and noise immunity - ensuring reliable performance in factory automation, outdoor equipment, and uncontrolled ambient environments.
Does the 74VHC04M require external pull-up or pull-down resistors on unused inputs?
Yes, unused inputs on the 74VHC04M must be externally held HIGH or LOW - they must never be left floating. Floating inputs can cause increased ICC, erratic output behavior, or localized heating due to intermediate input voltage states. This requirement is explicitly stated in the Recommended Operating Conditions section of the datasheet Rev. 1.3.0.
What package type does the 74VHC04M use, and is it RoHS-compliant?
The 74VHC04M uses the M14A package: a 14-lead SOIC per JEDEC MS-012, 0.150" narrow body. It is lead-free and complies with JEDEC J-STD-020B reflow standards. All packaging materials meet RoHS Directive 2011/65/EU requirements, with full compliance documentation available through ON Semiconductor's product change notices.
74VHC04M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.5V
- Input Logic Level - High:
- 1.5V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
74VHC04M FAQ
1.How can I place an order for 74VHC04M through Aetrix?
Please submit a Request for Quotation (RFQ) for 74VHC04M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74VHC04M reliable?
The price and inventory of 74VHC04M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC04M is usually 5 days.
3.What payment methods are accepted for 74VHC04M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC04M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74VHC04M?
74VHC04M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74VHC04M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74VHC04M?
For technical support, including 74VHC04M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC04M requirements.
6.How does Aetrix verify that 74VHC04M is sourced from the original manufacturer or authorized distributors?
All 74VHC04M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC04M meets industry standards.
7.What is the process for return or replacement of 74VHC04M?
All 74VHC04M units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC04M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74VHC04M part is unused and in its original packaging.
Return procedure for 74VHC04M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74VHC04M Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

