Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74VHC126BQ,115

Name: 74VHC126BQ,115
Brand: Nexperia USA Inc.
SKU: 74VHC126BQ,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74VHC126BQ,115

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-VFQFN Exposed Pad

Datasheet:: 74VHC126BQ,115.pdf

Description:: IC BUF NON-INVERT 5.5V 14DHVQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:10,257

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74VHC126BQ,115 from Nexperia is a quad non-inverting 3-state buffer/line driver in DHVQFN14 package, operating from 2.0 V to 5.5 V with CMOS input levels, 3.3 ns typical propagation delay at 5 V/15 pF, and -40 °C to +125 °C temperature range-used for bus isolation and signal routing in industrial control backplanes.

For engineers reviewing the 74VHC126BQ,115 datasheet, 74VHC126BQ,115 pinout, 74VHC126BQ,115 application, or 74VHC126BQ,115 equivalent, key selection criteria include supply voltage compatibility (2.0–5.5 V), 3-state enable timing (t_en = 3.6 ns typ. at 5 V), thermal-enhanced QFN footprint, and Schmitt-trigger input tolerance for noisy environments.

Technical Context

This device implements four independent non-inverting buffers, each with an active-HIGH output enable (nOE) controlling high-impedance OFF-state on corresponding nY outputs. All inputs accept voltages up to V_CC + 0.5 V and feature Schmitt-trigger action for noise immunity.

It complies with JEDEC Standard No. 7-A and is pin-compatible with LSTTL, supporting mixed-voltage interfacing between 3.3 V logic domains and legacy 5 V systems while maintaining balanced t_PLH/t_PHL propagation delays.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage (V_CC)	2.0 V to 5.5 V - supports dual-rail operation across 3.3 V and 5 V logic families
Propagation Delay (t_pd)	3.3 ns (typ.) at V_CC = 5 V, C_L = 15 pF - enables >100 MHz bus switching in low-skew applications
Enable Time (t_en)	3.6 ns (typ.) at V_CC = 5 V, C_L = 15 pF - ensures fast bus arbitration and dynamic load control
Input Voltage Range	−0.5 V to V_CC + 0.5 V - allows overvoltage-tolerant interfacing without level shifters
Operating Temperature	−40 °C to +125 °C - qualified for extended industrial and under-hood embedded use
ESD Protection	HBM >2000 V, CDM >1000 V - meets IEC 61000-4-2 system-level robustness requirements
Power Dissipation (P_tot)	500 mW max at T_amb ≤ 98 °C - derates 9.6 mW/K above 98 °C due to DHVQFN14 thermal design

Pinout & Package

DHVQFN14 (SOT762-1) package: 2.5 × 3.0 × 0.85 mm body, no leads, exposed thermal pad, 14 terminals, terminal 1 index area marked.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	nOE (Output Enable)	Active-HIGH control per buffer; LOW forces associated nY into high-Z state
2, 5, 9, 12	nA (Data Input)	Non-inverting input with Schmitt-trigger action for noise rejection
3, 6, 8, 11	nY (Data Output)	3-state buffered output; driven HIGH/LOW when nOE = HIGH, else high-Z
7	GND	Ground reference (0 V); connects to PCB thermal pad for heat dissipation
14	V_CC	Positive supply rail; decoupling capacitor required within 3 mm of pin

Key Features

Feature	Design Value
CMOS input level compatibility	VIH = 3.85 V min at VCC = 5.5 V - interoperable with standard 5 V CMOS outputs
Schmitt-trigger inputs	Hysteresis ≥ 0.5 V at VCC = 5 V - rejects <10 ns glitches on control/data lines
Thermally enhanced QFN	R_θJA = 104 K/W (typ.) - enables 2× power handling vs SO14 at same ambient
Balanced propagation delays	\|t_PLH − t_PHL\| ≤ 0.3 ns at VCC = 5 V - minimizes duty-cycle distortion in clocked buses
Wide input voltage tolerance	VI up to VCC + 0.5 V - permits hot-swap and mixed-supply node connection without clamping diodes

Applications

Industrial Backplane Bus Isolation

Automated Test Equipment (ATE) Signal Routing

Use Scenario: Isolating multiple microcontroller peripherals sharing a common data bus in programmable logic controllers.

IC Role / Device Role / Timing Role: Quad 3-state buffer enabling time-multiplexed access to SPI/I²C peripherals without contention.

Use Value: Prevents bus contention during firmware updates by placing unused peripherals in high-Z state via synchronized OE control.

Use Scenario: Switching test signals between DUT pins and measurement instruments in modular ATE racks.

IC Role / Device Role / Timing Role: Bidirectional signal gate with sub-4 ns enable/disable latency for precise stimulus timing.

Use Value: Enables nanosecond-accurate signal path reconfiguration without adding jitter or skew to test vectors.

Medical Imaging Data Acquisition Interface

Programmable Logic Module Interconnect

Use Scenario: Buffering analog-to-digital converter outputs to FPGA-based processing units in portable ultrasound systems.

IC Role / Device Role / Timing Role: Level-shifting and fanout buffer between 3.3 V ADC and 5 V FPGA I/O banks.

Use Value: Maintains signal integrity across mixed-voltage domains while meeting IEC 60601 EMI immunity thresholds.

Use Scenario: Driving configuration bitstreams from CPLD to multiple FPGA configuration ports in reconfigurable computing modules.

IC Role / Device Role / Timing Role: Low-skew, high-drive buffer ensuring simultaneous bit loading across parallel configuration interfaces.

Use Value: Reduces configuration failure rate by guaranteeing monotonic edge rates and controlled rise/fall times.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74VHCT126BQ,115	TTL-compatible inputs (VIH = 2.0 V min), identical pinout and timing	Required when interfacing with legacy 5 V TTL logic or microcontrollers with weak drive strength	Select when driving older 74LS-series loads or where input threshold must be ~2 V regardless of VCC
SN74LVC126APWR	Lower VCC range (1.65–3.6 V), higher drive (±24 mA), different pinout (TSSOP14)	Optimized for 3.3 V-only systems with tighter power budgets and higher current demands	Choose for battery-powered or low-voltage FPGA I/O expansion where 5 V tolerance is unnecessary

Compared with 74VHC126BQ,115, the 74VHCT126BQ,115 offers guaranteed TTL-level input recognition but sacrifices overvoltage input tolerance, while SN74LVC126APWR delivers superior drive capability at lower voltage but lacks 5 V compatibility and requires PCB redesign.

Availability

74VHC126BQ,115 is available at Aetrix Electronics and suitable for industrial backplane bus isolation, automated test equipment signal routing, medical imaging data acquisition interface, and programmable logic module interconnect requiring stable component supply across extended temperature ranges.

Supply support for 74VHC126BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions with focus on efficiency, reliability, and miniaturization for industrial and automotive markets.

The 74VHC series targets high-speed, low-power CMOS logic interfacing in space-constrained industrial systems, emphasizing thermal performance, wide supply range, and robust ESD protection.

FAQ

What is the maximum clock frequency supported by 74VHC126BQ,115?

The device does not operate as a clock generator, but its 3.3 ns typical propagation delay at 5 V/15 pF supports reliable data transfer up to approximately 150 MHz in bus applications. Maximum usable frequency depends on load capacitance, termination, and board layout-measured t_pd increases to 7.0 ns at 50 pF, limiting practical throughput to ~100 MHz in heavier-loaded traces.

Can 74VHC126BQ,115 drive a 50 pF load at 5 V while staying within specifications?

Yes. At V_CC = 5 V and C_L = 50 pF, t_pd is specified at 4.7 ns (max 7.5 ns), t_en at 5.1 ns (max 7.6 ns), and VOL remains ≤0.55 V at 8 mA sink current-fully compliant with recommended operating conditions and static characteristics tables in the datasheet.

Is the exposed thermal pad on the DHVQFN14 package electrically connected?

No-the thermal pad (terminal 7) is internally connected to GND and must be soldered to a PCB GND plane for optimal thermal performance and EMI suppression. The datasheet specifies it as GND (pin 7) in the pinning diagram and recommends minimum 2×2 mm copper pour with 4–6 thermal vias to inner ground layers.

Does 74VHC126BQ,115 support hot-swap insertion into a live backplane?

It supports limited hot-swap behavior due to overvoltage-tolerant inputs (−0.5 V to V_CC + 0.5 V) and high-impedance outputs when nOE = LOW, but lacks dedicated hot-swap circuitry like slew-rate control or undervoltage lockout. System-level protection (series resistors, TVS diodes) is required for safe live insertion in powered backplanes.

74VHC126BQ,115 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74VHC

Package/Case:: 14-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-DHVQFN (2.5x3)

74VHC126BQ,115 FAQ

1.How can I place an order for 74VHC126BQ,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74VHC126BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74VHC126BQ,115 reliable?

The price and inventory of 74VHC126BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC126BQ,115 is usually 5 days.

3.What payment methods are accepted for 74VHC126BQ,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC126BQ,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74VHC126BQ,115?

74VHC126BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74VHC126BQ,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74VHC126BQ,115?

For technical support, including 74VHC126BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC126BQ,115 requirements.

6.How does Aetrix verify that 74VHC126BQ,115 is sourced from the original manufacturer or authorized distributors?

All 74VHC126BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC126BQ,115 meets industry standards.

7.What is the process for return or replacement of 74VHC126BQ,115?

All 74VHC126BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC126BQ,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74VHC126BQ,115 part is unused and in its original packaging.

Return procedure for 74VHC126BQ,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…