Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74VHC126D-Q100J

Name: 74VHC126D-Q100J
Brand: Nexperia USA Inc.
SKU: 74VHC126D-Q100J
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74VHC126D-Q100J

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: 74VHC126D-Q100J.pdf

Description:: IC BUFFER NON-INVERT 5.5V 14SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,278

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74VHC126D-Q100 from Nexperia is a quad non-inverting 3-state buffer/line driver IC designed for automotive signal routing and bus isolation. It operates across -40 °C to +125 °C, supports 2.0–5.5 V supply, delivers <7.0 ns propagation delay at 5 V/15 pF, and features Schmitt-trigger inputs with TTL- and CMOS-compatible variants. It is used in automotive body control modules for isolating microcontroller GPIOs from noisy sensor or actuator buses.

For engineers reviewing the 74VHC126D-Q100 datasheet, 74VHC126D-Q100 pinout, 74VHC126D-Q100 application, or 74VHC126D-Q100 equivalent, key selection considerations include its AEC-Q100 Grade 1 qualification, 3-state enable timing (t_en ≤ 7.0 ns), input overvoltage tolerance (>V_CC), balanced propagation delays, and SO14 package compatibility with legacy LSTTL footprints.

Technical Context

This device implements four independent non-inverting buffers, each with an active-HIGH output enable (nOE) controlling high-impedance tri-state output (nY). Its Si-gate CMOS architecture ensures LSTTL pin compatibility while delivering rail-to-rail output swing and input thresholds that accept voltages exceeding V_CC.

The logic function follows a strict truth table: when nOE = HIGH, nY = nA; when nOE = LOW, nY = high-impedance (Z). All inputs include Schmitt-trigger action for noise immunity on slow or noisy signals, and static characteristics are guaranteed across full automotive temperature range (-40 °C to +125 °C).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage (V_CC)	2.0–5.5 V - Supports 3.3 V and 5 V automotive domains without level shifters.
Propagation delay (t_pd)	≤5.5 ns @ 5 V/15 pF - Enables reliable timing in 100+ MHz bus interfaces with margin.
Output drive (I_O)	±8 mA - Sufficient to drive 50 pF loads or multiple CMOS/TTL inputs directly.
Input threshold	V_IL ≤ 1.65 V, V_IH ≥ 3.85 V @ 5.5 V - CMOS-level compatible with wide noise margin.
Operating temperature	-40 °C to +125 °C - Qualified per AEC-Q100 Grade 1 for under-hood and powertrain use.
ESD protection	HBM >2000 V, CDM >1000 V - Robust handling during automotive PCB assembly and service.

Pinout & Package

74VHC126D-Q100 uses the SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads. Pin 1 is marked by index notch or bevel; package meets JEDEC MS-012.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	nOE (1–4)	Active-HIGH output enable for corresponding buffer - drives output to high-Z when LOW.
2, 5, 9, 12	nA (1–4)	Non-inverting data input - accepts voltages up to 7.0 V regardless of V_CC.
3, 6, 8, 11	nY (1–4)	3-state buffered output - provides rail-to-rail swing and ±8 mA drive capability.
7	GND	Ground reference (0 V) - must be low-impedance for stable switching and EMI control.
14	V_CC	Positive supply - decoupling capacitor (100 nF) required within 5 mm of this pin.

Key Features

Feature	Design Value
AEC-Q100 Grade 1 qualification	Validated for automotive operation from -40 °C to +125 °C ambient, including lifetime reliability testing.
Schmitt-trigger inputs	Provides >0.5 V hysteresis on all inputs - rejects noise on long traces or unshielded harnesses.
Input overvoltage tolerance	Accepts VI up to 7.0 V independent of V_CC - enables safe interfacing with higher-voltage sensors.
Pin-compatible with LSTTL	Direct drop-in replacement for 74LS126 in legacy designs - no layout change required.
Side-wettable flanks (SO14)	Enables automated optical inspection (AOI) of solder joints - improves manufacturing yield in automotive SMT lines.

Applications

Body Control Module (BCM)

Instrument Cluster Interface

Use Scenario: Isolating MCU GPIOs from 12 V lamp drivers and LIN transceivers in vehicle door modules.

IC Role / Device Role / Timing Role: Bidirectional bus buffer with 3-state control synchronized to MCU firmware state transitions.

Use Value: Prevents backfeed into MCU pins during power sequencing and enables shared I/O resource allocation across subsystems.

Use Scenario: Level-shifting and buffering between 3.3 V microcontroller SPI interface and 5 V display driver ICs.

IC Role / Device Role / Timing Role: Non-inverting voltage-tolerant buffer ensuring clean clock/data edges across mixed-supply domains.

Use Value: Eliminates need for discrete level translators; maintains <7 ns edge integrity for 20 MHz SPI clock distribution.

Powertrain Sensor Hub

ADAS Camera Power Sequencing

Use Scenario: Multiplexing analog sensor signals (e.g., pressure, temp) onto shared ADC input channels with digital isolation.

IC Role / Device Role / Timing Role: Signal gatekeeper enabling time-multiplexed sampling without crosstalk or loading effects.

Use Value: Reduces BOM count vs. discrete switches; Schmitt inputs reject EMI from ignition systems near engine bay.

Use Scenario: Controlling power-enable sequencing for multi-rail camera modules (MIPI, VDDIO, AVDD) in rear-view systems.

IC Role / Device Role / Timing Role: Synchronized 3-state driver triggering controlled ramp-up of downstream LDOs via enable signals.

Use Value: Ensures monotonic power-up order; t_en/t_dis < 9.5 ns prevents glitch-induced sensor reset.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74VHCT126D-Q100	TTL-compatible input thresholds (V_IH = 2.0 V, V_IL = 0.8 V); identical timing and packaging.	Required when driving from legacy 5 V TTL logic; not suitable for mixed 3.3 V/5 V CMOS systems with floating inputs.	Select when interfacing with 74LS/74F families; verify input source V_OH/V_OL margins match VHCT thresholds.
SN74LVC126AQPWRQ1	Lower V_CC range (1.65–3.6 V); faster t_pd (≤3.7 ns @ 3.3 V); different pinout (TSSOP-14 only).	Optimized for 3.3 V-only domains; lacks overvoltage-tolerant inputs and AEC-Q100 Grade 1 extended temp support.	Prefer for low-voltage ADAS subsystems; avoid where 5 V sensor interfaces or -40 °C to +125 °C operation is mandatory.

Compared with 74VHC126D-Q100, the 74VHCT126D-Q100 offers TTL-level compatibility at identical speed and robustness, while SN74LVC126AQPWRQ1 trades automotive temperature range and overvoltage tolerance for lower-voltage performance-making the original optimal for mixed-supply, high-noise, Grade 1-compliant designs.

Availability

74VHC126D-Q100 is available at Aetrix Electronics and suitable for automotive body electronics, powertrain control units, and instrument cluster assemblies requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74VHC126D-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74VHC126-Q100 belongs to Nexperia's automotive-qualified logic portfolio, engineered specifically for robust signal integrity and long-term reliability in harsh vehicular environments.

FAQ

Is 74VHC126D-Q100 pin-compatible with standard 74LS126?

Yes - it is fully pin-compatible with Low-power Schottky TTL 74LS126 and meets JEDEC standard No. 7-A. The SO14 footprint, pin numbering, and functional mapping (1OE–1Y, 2OE–2Y, etc.) match exactly, enabling direct replacement without PCB modification.

What is the maximum input voltage the 74VHC126D-Q100 can tolerate?

The absolute maximum input voltage is +7.0 V, independent of V_CC. This overvoltage tolerance allows safe interfacing with 12 V automotive sensors or legacy 5 V logic outputs without external clamping diodes or resistors.

Does this device support hot-swap or live-insertion?

No - the 74VHC126D-Q100 is not hot-swap rated. Its inputs lack powered-off protection circuitry; applying signals while V_CC is absent may exceed absolute maximum ratings and cause latch-up or permanent damage.

How does the Schmitt-trigger input improve noise immunity?

Each input exhibits ≈0.5 V hysteresis (e.g., V_IL ≈ 1.15 V, V_IH ≈ 1.65 V at V_CC = 5 V), preventing multiple output toggles from slowly rising/falling or noisy signals - critical for reliable operation on long harness runs in electrically noisy engine compartments.

74VHC126D-Q100J Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74VHC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SO

74VHC126D-Q100J FAQ

1.How can I place an order for 74VHC126D-Q100J through Aetrix?

Please submit a Request for Quotation (RFQ) for 74VHC126D-Q100J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74VHC126D-Q100J reliable?

The price and inventory of 74VHC126D-Q100J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC126D-Q100J is usually 5 days.

3.What payment methods are accepted for 74VHC126D-Q100J?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC126D-Q100J transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74VHC126D-Q100J?

74VHC126D-Q100J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74VHC126D-Q100J order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74VHC126D-Q100J?

For technical support, including 74VHC126D-Q100J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC126D-Q100J requirements.

6.How does Aetrix verify that 74VHC126D-Q100J is sourced from the original manufacturer or authorized distributors?

All 74VHC126D-Q100J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC126D-Q100J meets industry standards.

7.What is the process for return or replacement of 74VHC126D-Q100J?

All 74VHC126D-Q100J units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC126D-Q100J, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74VHC126D-Q100J part is unused and in its original packaging.

Return procedure for 74VHC126D-Q100J:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…