Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

STMicroelectronics 74VHC126MTR

Name: 74VHC126MTR
Brand: STMicroelectronics
SKU: 74VHC126MTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74VHC126MTR

Manufacturer:: STMicroelectronics

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: 74VHC126MTR.pdf

Description:: IC BUFFER NON-INVERT 5.5V 14SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,079

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74VHC126MTR from STMicroelectronics is a quad 3-state bus buffer IC with symmetrical output drive (±8 mA), 3.8 ns typical propagation delay at 5 V, and 2 V to 5.5 V operating voltage range. It features power-down input protection (inputs tolerate 0–7 V regardless of V_CC), 2 kV ESD immunity, and pin/function compatibility with standard 74-series 126 devices. Used in level-shifting interfaces between 5 V and 3 V logic domains.

For engineers reviewing the 74VHC126MTR datasheet, 74VHC126MTR pinout, 74VHC126MTR application, or 74VHC126MTR equivalent, key selection criteria include 3-state enable timing (t_PZL/t_PZH ≤ 10 ns), input overvoltage tolerance, rail-to-rail input voltage range (0–5.5 V), and low quiescent current (4 µA max).

Technical Context

The 74VHC126MTR implements four independent non-inverting buffers, each controlled by a dedicated active-low 3-state enable input (1G–4G). All inputs are protected against overvoltage and static discharge, enabling safe operation during power sequencing or mixed-voltage hot-swap scenarios.

Its C2MOS fabrication ensures balanced t_PLH ≈ t_PHL, low noise (V_OLP ≤ 0.8 V), and high noise immunity (V_NIH/V_NIL ≥ 28% V_CC). The device supports dynamic switching up to 1 MHz with defined capacitive loading (C_IN = 6 pF, C_OUT = 8 pF) and operates across –55 °C to +125 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay	3.8 ns typ. at V_CC = 5 V, CL = 15 pF - enables high-speed data buffering in synchronous bus systems
Supply Voltage Range	2 V to 5.5 V - supports dual-rail interfacing (e.g., 3.3 V ↔ 5 V) without external level shifters
Output Drive	±8 mA min. - sufficient to drive 50-pF loads at full speed while maintaining TTL/CMOS logic thresholds
Input Overvoltage Tolerance	0 V to 7 V independent of V_CC - eliminates need for external clamping diodes during power-down or hot-insertion
Quiescent Current	4 µA max. at 25 °C - reduces standby power in battery-backed or energy-sensitive applications
ESD Immunity	2 kV HBM - meets industrial I/O robustness requirements without added protection circuitry
Operating Temperature	–55 °C to +125 °C - qualified for automotive under-hood and industrial control environments

Pinout & Package

SOP-14 (SOIC-14) package per JEDEC MS-012, tape-and-reel format (MTR suffix). Body dimensions: 8.55–8.75 mm × 3.8–4.0 mm × 1.35–1.75 mm height.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1G–4G (Active-Low Enable)	Independent 3-state controls per buffer; low = output enabled, high = high-Z
2, 5, 9, 12	1A–4A (Data Inputs)	CMOS-compatible inputs accepting 0–7 V; internally clamped and ESD-protected
3, 6, 8, 11	1Y–4Y (Data Outputs)	Non-inverting buffered outputs with symmetrical sourcing/sinking capability
7	GND	Ground reference for all logic and I/O; decoupling capacitor placement critical for noise suppression
14	V_CC	Positive supply (2–5.5 V); must be stable during enable transitions to avoid output glitches

Key Features

Feature	Design Value
Power-down input protection	Inputs tolerate 0–7 V regardless of V_CC state - enables safe use in partial-power-down systems
Symmetrical output impedance	\|I_OH\| = I_OL ≥ 8 mA - ensures matched rise/fall times and reduced signal distortion on shared buses
Balanced propagation delays	t_PLH ≈ t_PHL - minimizes duty-cycle distortion in clocked or bidirectional data paths
High noise immunity	V_NIH/V_NIL ≥ 28% V_CC - rejects common-mode noise in electrically noisy industrial environments
Low dynamic noise	V_OLP ≤ 0.8 V - limits ground bounce and crosstalk when multiple outputs switch simultaneously

Applications

Industrial PLC Backplane Interface

Automotive Body Control Module

Use Scenario: Bidirectional data routing between 5 V microcontroller and 3.3 V sensor cluster via shared backplane bus.

IC Role / Device Role / Timing Role: Quad 3-state buffer isolates voltage domains and enables time-multiplexed access to shared address/data lines.

Use Value: Eliminates discrete level shifters; input overvoltage tolerance prevents latch-up during power sequencing mismatches.

Use Scenario: Signal conditioning and bus isolation between infotainment head unit (3.3 V) and door module MCU (5 V).

IC Role / Device Role / Timing Role: Non-inverting buffer with fast enable/disable (t_PZH ≤ 10 ns) synchronizes peripheral access without introducing skew.

Use Value: ±8 mA drive sustains signal integrity across 15-cm harness traces; –55 °C to +125 °C rating matches under-dash thermal profile.

Medical Diagnostic Equipment

Test & Measurement Instrumentation

Use Scenario: Isolating FPGA I/O banks from legacy 5 V peripheral modules in portable ultrasound front-end.

IC Role / Device Role / Timing Role: 3-state bus buffer provides clean signal direction control during reconfiguration cycles.

Use Value: 4 µA max. ICC enables >10-year battery life in standby; 2 kV HBM protects against ESD events during field servicing.

Use Scenario: Level translation and fanout buffering for pattern generator outputs driving multiple DUT inputs.

IC Role / Device Role / Timing Role: Low-skew buffer with matched t_PLH/t_PHL preserves edge alignment across parallel test channels.

Use Value: 3.8 ns typical delay enables ≤260 MHz data rates; SOP-14 footprint simplifies PCB layout and thermal management.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC126APWR	Lower V_CC range (1.65–3.6 V); no 5 V tolerant inputs	Restricted to 3.3 V-only systems; unsuitable for 5 V ↔ 3.3 V interface	Select only if entire system operates at ≤3.6 V and 5 V tolerance is unnecessary
74HC126D	Slower propagation (≈15 ns typ. at 5 V); higher ICC (≤80 µA)	Acceptable for low-speed control buses but not for timing-critical data paths	Prefer where cost sensitivity outweighs speed/power requirements and temperature range is limited to –40 °C to +85 °C

Compared with SN74LVC126APWR and 74HC126D, the 74VHC126MTR uniquely combines 5 V tolerance, sub-4 ns speed, and ultra-low standby current-making it optimal for mixed-voltage, high-reliability embedded interfaces requiring long-term stability.

Availability

74VHC126MTR is available at Aetrix Electronics and suitable for industrial PLC backplane interfaces, automotive body control modules, and medical diagnostic equipment requiring stable component supply across extended temperature and voltage ranges.

Supply support for 74VHC126MTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management solutions with vertical manufacturing capabilities.

The 74VHC logic family targets high-speed, low-power digital interfacing in harsh environments-designed specifically for mixed-voltage system integration, ESD resilience, and extended temperature operation.

FAQ

Can 74VHC126MTR operate with V_CC = 3.3 V while accepting 5 V inputs?

Yes. Its inputs tolerate 0–7 V regardless of V_CC level, enabling safe 5 V → 3.3 V level translation without external components. Output high-level voltage (V_OH) will be ~3.2 V at 4 mA load, compatible with 3.3 V CMOS inputs.

What is the maximum recommended capacitive load for reliable 3.8 ns propagation delay?

The 3.8 ns typical delay is specified at V_CC = 5 V with C_L = 15 pF. At 50 pF, delay increases to 5.3 ns. For designs requiring ≤4 ns delay, keep total load (including trace and input capacitance) below 20 pF.

Does 74VHC126MTR require external pull-up or pull-down resistors on enable inputs?

No. Internal weak pull-downs are not present; however, floating enable inputs are undefined. External 10–100 kΩ pull-downs are recommended for default high-Z state in uncontrolled power-up sequences to prevent bus contention.

How does its ESD rating compare to standard 74HC126 devices?

The 74VHC126MTR provides 2 kV HBM ESD immunity per I/O pin-significantly higher than typical 74HC126 (≥200 V). This results from enhanced C2MOS process and integrated protection diodes, reducing need for external TVS devices in industrial layouts.

74VHC126MTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74VHC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SO

74VHC126MTR FAQ

1.How can I place an order for 74VHC126MTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74VHC126MTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74VHC126MTR reliable?

The price and inventory of 74VHC126MTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC126MTR is usually 5 days.

3.What payment methods are accepted for 74VHC126MTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC126MTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74VHC126MTR?

74VHC126MTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74VHC126MTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74VHC126MTR?

For technical support, including 74VHC126MTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC126MTR requirements.

6.How does Aetrix verify that 74VHC126MTR is sourced from the original manufacturer or authorized distributors?

All 74VHC126MTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC126MTR meets industry standards.

7.What is the process for return or replacement of 74VHC126MTR?

All 74VHC126MTR units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC126MTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74VHC126MTR part is unused and in its original packaging.

Return procedure for 74VHC126MTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…