STMicroelectronics 74VHC138MTR
- Part No.:
- 74VHC138MTR
- Manufacturer:
- STMicroelectronics
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74VHC138MTR.pdf
- Description:
- IC DECODER/DEMUX 1 X 3:8 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,124
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74VHC138MTR from STMicroelectronics is a high-speed CMOS 3-to-8 line decoder with inverting outputs, operating from 2V to 5.5V supply, featuring 5.7ns typical propagation delay at 5V, ±8mA symmetrical output drive, and 4µA max quiescent current at 25°C. It implements address decoding in memory systems using three binary inputs (A/B/C) and three enable inputs (G1, G2A, G2B), with all outputs active-low.
For engineers reviewing the 74VHC138MTR datasheet, 74VHC138MTR pinout, 74VHC138MTR application, or 74VHC138MTR equivalent, key selection criteria include its 2V–5.5V wide VCC range, input overvoltage tolerance up to 7V, ESD immunity of 2kV, latch-up immunity, and compatibility with legacy 74-series logic timing and pinout.
Technical Context
The device uses sub-micron silicon gate C2MOS technology to achieve balanced tPLH/tPHL delays and low power consumption. Its enable architecture-requiring G1 HIGH and both G2A/G2B LOW for decode activation-supports cascaded memory address decoding without external gating.
All inputs feature power-down protection and accept 0–7V regardless of VCC, enabling robust 5V-to-3V interfacing. Outputs are fully buffered with symmetrical |IOH| = IOL ≥ 8mA, supporting direct fan-out to multiple TTL or CMOS loads under defined VCC and temperature conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2V to 5.5V - supports mixed-voltage system interfacing and battery-powered operation down to 2V |
| tPD (Typ.) | 5.7ns at VCC = 5V - enables high-speed address decoding in ≤175MHz clock domains |
| IOL / IOH | ≥8mA - drives up to 10 LS-TTL loads or 20 CMOS loads at VCC = 5V |
| ICC (Max) | 4µA at TA = 25°C - suitable for ultra-low-power standby modes in embedded controllers |
| VIH / VIL | 0.7VCC / 0.3VCC - ensures noise margins ≥28% of VCC across full operating range |
| Input Voltage Range | -0.5V to +7.0V - allows safe connection to unpowered or higher-voltage buses without damage |
Pinout & Package
SOP-16 (Small Outline Package, 150mil width), RoHS-compliant, tape-and-reel packaged as indicated by "MTR" suffix.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 (A, B, C) | Binary Address Inputs | Select one of eight active-low outputs (Y0–Y7); logic levels define decoded address line |
| 4 (G2A), 5 (G2B) | Active-Low Enable Inputs | Both must be LOW to activate decoding; used for hierarchical enable chaining |
| 6 (G1) | Active-High Enable Input | MUST be HIGH for decode function; complements G2A/G2B for flexible cascade control |
| 7, 9–15 (Y0–Y7) | Inverting Decoder Outputs | Only one output goes LOW per valid input combination; all others remain HIGH |
| 8 (GND) | Ground Reference | 0V return path for all internal logic and output drivers |
| 16 (VCC) | Positive Supply | Primary power rail; supports 2V–5.5V operation with internal regulation tolerance |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 2V–5.5V operation enables direct use in 3.3V and 5V systems without level shifters |
| Input Overvoltage Tolerance | Accepts 0–7V on any input regardless of VCC - eliminates need for external clamping diodes |
| ESD Protection | 2kV HBM on all pins - meets industrial handling requirements without additional protection circuitry |
| Propagation Delay Matching | tPLH ≈ tPHL - ensures minimal skew between rising/falling edges for timing-critical decode paths |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
Use Scenario: Selecting one of eight RAM/ROM chips in a microcontroller-based embedded system with 16-bit address bus. IC Role / Device Role / Timing Role: 3-bit address decoder mapping A13–A15 to chip-select lines; operates synchronously with CPU clock edge. Use Value: Reduces external logic count by replacing discrete NAND gates; maintains <9.5ns max delay across -55°C to +125°C. | Use Scenario: Enabling specific UART, SPI, or GPIO expansion ICs on a shared data bus in an industrial PLC backplane. IC Role / Device Role / Timing Role: Active-low peripheral select generator driven by FPGA-configured address bits and system enable signals. Use Value: Enables hot-swap-safe peripheral enable via G2A/G2B/G1 independent control; tolerates 7V input transients during insertion. |
| Bus Interface Translation | Legacy System Upgrade |
Use Scenario: Interfacing a 5V microprocessor to 3.3V peripheral devices while maintaining signal integrity and voltage safety. IC Role / Device Role / Timing Role: Level-translating address decoder with bidirectional voltage tolerance on inputs and rail-referenced outputs. Use Value: Eliminates need for discrete level shifters; supports 5V→3.3V translation without external bias or resistors. | Use Scenario: Replacing obsolete 74LS138 in aging test equipment requiring extended temperature support and lower power. IC Role / Device Role / Timing Role: Pin- and function-compatible drop-in upgrade with identical truth table and SO-16 footprint. Use Value: Delivers 99% lower ICC than LS variant (4µA vs. 20mA), extending system battery life and reducing thermal load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC138DR | TI part with identical logic function but slightly higher ICC (8µA typ.), same 2–6V VCC range, no 7V input tolerance | Lacks input overvoltage protection - requires external clamping when interfacing to unpowered buses | Prefer when sourcing from TI-aligned supply chains; verify input transient conditions before substitution |
| 74LVC138PW,118 | Nexperia part rated for 1.65–5.5V VCC, 3.5ns tPD at 3.3V, but only 500µA ICC max and no 7V input rating | Optimized for 3.3V-only systems; insufficient drive strength (IOL = 24mA) for legacy TTL loads | Choose for new 3.3V designs prioritizing speed over mixed-voltage robustness or legacy compatibility |
Compared with SN74HC138DR and 74LVC138PW,118, the 74VHC138MTR uniquely combines 7V input tolerance, 4µA quiescent current, and full 2V–5.5V operation - making it the only option qualified for mixed-rail, high-reliability, and legacy-upgrade applications without redesign.
Availability
74VHC138MTR is available at Aetrix Electronics and suitable for memory address decoding, peripheral select logic, bus interface translation, and legacy system upgrades requiring stable component supply across industrial temperature ranges and long-lifecycle programs.
Supply support for 74VHC138MTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The 74VHC logic family targets high-speed, low-power, and robust interface solutions for industrial control, embedded computing, and legacy system modernization - emphasizing voltage flexibility, ESD resilience, and long-term supply stability.
FAQ
What is the maximum operating temperature range for the 74VHC138MTR?
The 74VHC138MTR is specified for continuous operation from –55°C to +125°C, validated per STMicroelectronics' industrial-grade qualification standards. This range covers extended-temperature applications such as motor control enclosures, outdoor telecom infrastructure, and under-hood automotive modules where ambient heat exceeds commercial limits.
Can the 74VHC138MTR safely interface a 5V microcontroller with a 3.3V FPGA?
Yes - its inputs tolerate 0–7V regardless of VCC, and its outputs swing rail-to-rail (0V to VCC). When powered at 3.3V, it accepts 5V address/control signals directly without clamping diodes, and delivers clean 0V/3.3V outputs compatible with FPGA I/O banks configured for 3.3V LVTTL.
Does the 74VHC138MTR support cascading for larger decode trees?
Yes - the three enable inputs (G1, G2A, G2B) are specifically designed for hierarchical expansion. For example, two 74VHC138MTRs can decode 4-bit addresses into 16 outputs by using the fourth bit to control G1 of each device, while sharing A/B/C and G2A/G2B lines - matching standard memory decoder topologies.
Is the SOP-16 package of the 74VHC138MTR RoHS-compliant and lead-free?
Yes - the "MTR" suffix denotes STMicroelectronics' standard RoHS-compliant, lead-free, halogen-free SOP-16 package, qualified to JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) and compliant with EU Directive 2011/65/EU. Full material declarations and test reports are available upon request for compliance verification.
74VHC138MTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74VHC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74VHC138MTR FAQ
1.How can I place an order for 74VHC138MTR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74VHC138MTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74VHC138MTR reliable?
The price and inventory of 74VHC138MTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC138MTR is usually 5 days.
3.What payment methods are accepted for 74VHC138MTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC138MTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74VHC138MTR?
74VHC138MTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74VHC138MTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74VHC138MTR?
For technical support, including 74VHC138MTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC138MTR requirements.
6.How does Aetrix verify that 74VHC138MTR is sourced from the original manufacturer or authorized distributors?
All 74VHC138MTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC138MTR meets industry standards.
7.What is the process for return or replacement of 74VHC138MTR?
All 74VHC138MTR units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC138MTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74VHC138MTR part is unused and in its original packaging.
Return procedure for 74VHC138MTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74VHC138MTR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

