onsemi 74VHC86MX
- Part No.:
- 74VHC86MX
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74VHC86MX.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,866
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74VHC86MX from onsemi is a quad 2-input exclusive-OR gate in TSSOP-14 WB package, operating at 2.0–5.5 V supply, with 4.8 ns typical propagation delay at 5 V, ±8 mA output drive, and input tolerance up to 5.5 V independent of VCC. It serves as a logic-level combinatorial gate in digital signal routing, bus arbitration, and parity generation circuits.
For engineers reviewing the 74VHC86MX datasheet, pinout, applications, or equivalent options, key selection considerations include its 5.5 V-tolerant inputs for mixed-voltage interfacing, low 2 µA max ICC at 25 °C, 0.1 V VOL at 4 mA load, noise immunity ≥28% VCC, and compatibility with 74HC86 function and pinout.
Technical Context
The 74VHC86MX implements four independent XOR gates using silicon-gate CMOS technology, delivering TTL-compatible speed without bipolar power penalties. Each gate features symmetrical input structure, rail-to-rail output swing, and input clamp diodes enabling safe operation across 0–5.5 V input range regardless of VCC setting.
It supports dual-supply system interfacing (e.g., 5 V logic to 3 V microcontroller), battery-backup contexts, and hot-swap tolerant I/O due to its overvoltage-tolerant inputs and power-down protection on all pins. No external pull-ups are required, and unused inputs must be tied HIGH or LOW per design specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 5.5 V - Enables operation across 3.3 V and 5 V systems without level shifters |
| Propagation Delay (tPD) | 4.8 ns (typ) at VCC = 5 V, CL = 15 pF - Matches 74LS speed while retaining CMOS efficiency |
| Output Drive Capability | ±8 mA at VCC = 4.5 V - Sufficient to drive one 74TTL input or two 74HC inputs directly |
| Input Voltage Tolerance | −0.5 V to +6.5 V - Allows safe connection to 5 V signals even when VCC = 3.3 V |
| Quiescent Supply Current | 2.0 µA (max) at TA = 25 °C - Supports ultra-low-power standby modes in portable designs |
| Noise Immunity | VNIH/VNIL ≥ 28% VCC - Provides robust rejection of EMI and crosstalk in noisy industrial environments |
Pinout & Package
TSSOP-14 WB (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, halogen-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 8, 9, 11, 12 | A0–A3, B0–B3 Inputs | Four independent XOR operand pairs; each pair accepts overvoltage-tolerant logic levels |
| 3, 6, 10, 13 | O0–O3 Outputs | Push-pull CMOS outputs capable of sourcing/sinking 8 mA; no external pull-up needed |
| 7 | GND | Ground reference for all logic and power domains; decoupling capacitor placement critical |
| 14 | VCC | Single positive supply rail; powers all four gates and internal protection circuitry |
Key Features
| Feature | Design Value |
|---|---|
| High-speed XOR logic | 4.8 ns tPD enables use in 100+ MHz clock domain edge detection and real-time parity checking |
| 5.5 V-tolerant inputs | Eliminates need for external voltage translators when interfacing legacy 5 V peripherals to 3.3 V controllers |
| Power-down input protection | Prevents latch-up or damage during partial power-up, hot insertion, or brown-out conditions |
| Low dynamic noise (VOLP ≤ 0.8 V) | Reduces switching-induced ground bounce and signal integrity issues in dense PCB layouts |
Applications
| Parity Generator / Checker | Bus Arbitration Logic |
|---|---|
Use Scenario: Generating or verifying odd/even parity bits across 8-bit data buses in embedded controllers and memory subsystems. IC Role / Device Role / Timing Role: Combinational XOR gate performing bitwise modulo-2 addition across parallel data lines. Use Value: Enables single-cycle parity validation with <4.8 ns latency, supporting real-time error detection in safety-critical firmware. |
Use Scenario: Resolving contention between multiple masters sharing a common address/data bus in multi-processor systems. IC Role / Device Role / Timing Role: Gate-level arbitration comparator detecting simultaneous request assertion and generating grant priority. Use Value: Delivers deterministic bus ownership resolution with sub-5 ns decision time, avoiding metastability in synchronous arbitration trees. |
| Data Encryption Support | Mixed-Voltage Signal Translation |
Use Scenario: Implementing lightweight XOR-based cipher stages (e.g., Feistel round functions) in resource-constrained IoT security modules. IC Role / Device Role / Timing Role: Hardware-accelerated bit-mixing element executing fixed-key substitution-permutation steps. Use Value: Offloads CPU cycles from software XOR operations while maintaining deterministic 4.8 ns throughput per 2-bit block. |
Use Scenario: Interfacing 5 V sensors or legacy peripherals to 3.3 V microcontrollers without discrete level-shifter ICs. IC Role / Device Role / Timing Role: Voltage-agnostic logic buffer preserving signal timing and logic state across supply domains. Use Value: Reduces BOM count and layout area by replacing dual-supply translators with a single 74VHC86MX per signal pair. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC86M | Slower tPD (15 ns typ at 5 V), higher ICC (4 µA max), same pinout and logic function | Suitable for lower-speed control logic where propagation delay >10 ns is acceptable | Select when cost sensitivity outweighs speed requirements and 74VHC86MX's 4.8 ns performance is unnecessary |
| SN74LVC2G86DCUR | Dual-gate, smaller X2SON-8 package, 3.3 V only (1.65–3.6 V), 4.2 ns tPD, no 5.5 V input tolerance | Better for space-constrained 3.3 V-only designs but lacks mixed-voltage interface capability | Choose for compact, low-voltage FPGA I/O conditioning where overvoltage protection is not required |
Compared with 74HC86M and SN74LVC2G86DCUR, the 74VHC86MX uniquely balances high speed, wide supply range, and 5.5 V-tolerant inputs-making it optimal for interoperable industrial control backplanes and legacy-system upgrades requiring both performance and voltage flexibility.
Availability
74VHC86MX is available at Aetrix Electronics and suitable for industrial automation interfaces, automotive body control modules, and medical device data acquisition systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 74VHC86MX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and cloud infrastructure markets.
The 74VHC86MX belongs to the VHC (Very High Speed CMOS) logic family, engineered to deliver TTL-equivalent speed with CMOS power efficiency-targeting high-reliability digital control, instrumentation, and mixed-voltage system integration.
FAQ
What is the maximum input voltage allowed on 74VHC86MX pins when VCC = 3.3 V?
The 74VHC86MX allows DC input voltages from −0.5 V to +6.5 V on all inputs regardless of VCC level. When VCC = 3.3 V, inputs may safely accept 5 V logic signals without damage or level translation-enabling direct interfacing with legacy 5 V peripherals. This overvoltage tolerance is implemented via internal clamp diodes and verified per the Absolute Maximum Ratings table in the official onsemi datasheet.
Is 74VHC86MX pin-compatible with 74HC86 devices?
Yes, the 74VHC86MX is pin- and function-compatible with standard 74HC86 devices in the same TSSOP-14 WB package. Its pin assignment matches the industry-standard 14-pin XOR gate layout: inputs A0–A3/B0–B3 and outputs O0–O3 occupy identical positions, and GND (pin 7) and VCC (pin 14) align exactly. This allows drop-in replacement in existing 74HC86 designs to improve speed and noise immunity without PCB modification.
What is the recommended operating temperature range for 74VHC86MX?
The 74VHC86MX is specified for continuous operation from −40 °C to +85 °C ambient temperature. This industrial-grade range supports deployment in harsh environments such as factory floor controllers, outdoor telemetry units, and under-hood automotive modules. Thermal resistance (θJA) is 150 °C/W on a standard FR4 board, and junction temperature must remain below +150 °C under bias per datasheet limits.
Does 74VHC86MX require external pull-up or pull-down resistors on unused inputs?
No, external resistors are not required-but unused inputs must be actively tied HIGH or LOW to prevent floating states that cause increased ICC and potential oscillation. The 74VHC86MX does not include internal weak pull-ups or pull-downs; leaving inputs unconnected violates the Recommended Operating Conditions (Note 3), which explicitly states "Unused inputs must be held HIGH or LOW. They may not float."
What is the output drive capability of 74VHC86MX at 3.3 V supply?
At VCC = 3.3 V, the 74VHC86MX delivers ±4 mA output current (per AC Electrical Characteristics table, CL = 15 pF). This is sufficient to drive two 74HC-series inputs or one 74LS input directly. For higher loads, derating applies: VOL remains ≤0.44 V at 4 mA sink, ensuring reliable LOW-level recognition across compatible logic families under worst-case process/voltage/temperature corners.
74VHC86MX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.5V
- Input Logic Level - High:
- 1.5V
- Max Propagation Delay @ V, Max CL:
- 8.8ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
74VHC86MX FAQ
1.How can I place an order for 74VHC86MX through Aetrix?
Please submit a Request for Quotation (RFQ) for 74VHC86MX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74VHC86MX reliable?
The price and inventory of 74VHC86MX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC86MX is usually 5 days.
3.What payment methods are accepted for 74VHC86MX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC86MX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74VHC86MX?
74VHC86MX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74VHC86MX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74VHC86MX?
For technical support, including 74VHC86MX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC86MX requirements.
6.How does Aetrix verify that 74VHC86MX is sourced from the original manufacturer or authorized distributors?
All 74VHC86MX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC86MX meets industry standards.
7.What is the process for return or replacement of 74VHC86MX?
All 74VHC86MX units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC86MX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74VHC86MX part is unused and in its original packaging.
Return procedure for 74VHC86MX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74VHC86MX Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

