Nexperia USA Inc. 74VHCT126BQ,115
- Part No.:
- 74VHCT126BQ,115
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
74VHCT126BQ,115.pdf
- Description:
- IC BUF NON-INVERT 5.5V 14DHVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74VHCT126BQ,115 from Nexperia is a quad non-inverting 3-state buffer/line driver with TTL-compatible inputs, operating at 4.5–5.5 V supply, −40 °C to +125 °C temperature range, and DHVQFN14 (SOT762-1) package. It provides logic-level translation and bus isolation in digital interface circuits, commonly used in industrial control backplanes and FPGA I/O expansion.
For engineers reviewing the 74VHCT126BQ,115 datasheet, 74VHCT126BQ,115 pinout, 74VHCT126BQ,115 application, or 74VHCT126BQ,115 equivalent, key selection criteria include TTL input threshold compatibility (VIL ≤ 0.8 V, VIH ≥ 2.0 V), propagation delay ≤ 7.0 ns (CL = 15 pF, VCC = 5 V), 3-state enable timing (ten ≤ 9.0 ns), and thermal-enhanced QFN packaging for high-density PCB layouts.
Technical Context
This device implements four independent non-inverting buffers, each with an active-HIGH output enable (nOE) controlling high-impedance tri-state outputs. Input pins accept TTL voltage levels while driving CMOS loads, enabling mixed-logic interfacing without level shifters.
Each channel features Schmitt-trigger action on inputs, supports input voltages up to 7.0 V (beyond VCC), and maintains rail-to-rail output swing (VOH ≥ 3.70 V, VOL ≤ 0.55 V at IO = ±8 mA). The DHVQFN14 package provides low thermal resistance (9.6 mW/K derating above 98 °C) and 14-terminal footprint compatible with dual-inline routing conventions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 4.5–5.5 V - Ensures robust operation across industrial 5 V rails with ±10% tolerance. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - Guarantees reliable recognition of standard TTL logic levels. |
| Propagation Delay (tpd) | ≤ 7.0 ns @ CL = 15 pF, VCC = 5 V - Supports >100 MHz data rates in point-to-point bus applications. |
| Enable Time (ten) | ≤ 9.0 ns @ CL = 50 pF, VCC = 5 V - Enables fast bus arbitration and dynamic signal gating. |
| Output Drive | ±8 mA @ VOH/VOL - Sufficient to drive 15 pF loads with <0.55 V ground bounce and >3.7 V high-level margin. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood industrial and extended-temperature embedded systems. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - Meets JEDEC JS-001/JS-002 Class 2/C3 for handling robustness. |
Pinout & Package
DHVQFN14 (SOT762-1) package: 2.5 × 3.0 × 0.85 mm body, no leads, exposed thermal pad, 14 terminals, pin 1 index area marked.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | nOE (Output Enable) | Active-HIGH control per channel; LOW forces corresponding nY into high-impedance state. |
| 2, 5, 9, 12 | nA (Data Input) | TTL-compatible input accepting 0–5.5 V; includes Schmitt-trigger hysteresis for noise immunity. |
| 3, 6, 8, 11 | nY (Data Output) | Non-inverting buffered output with 3-state capability; drives CMOS loads up to ±8 mA. |
| 7 | GND | Reference ground terminal; must be low-inductance connection for stable switching performance. |
| 14 | VCC | Primary power supply; decoupling capacitor (100 nF) required within 3 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-input compatibility | VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 4.5–5.5 V - Eliminates need for external level translators when interfacing with legacy TTL logic. |
| Schmitt-trigger inputs | Hysteresis on all nA pins - Rejects up to 0.3 V of input noise without oscillation during slow edge transitions. |
| Overvoltage-tolerant inputs | VI rating up to 7.0 V - Allows safe connection to 5 V buses even when VCC is unpowered or ramping. |
| Thermally enhanced QFN | SOT762-1 package with exposed die pad - Reduces junction-to-board thermal resistance by ~30% vs. SO14, supporting higher sustained drive current. |
| Wide temperature range | Specified from −40 °C to +125 °C - Validated for use in motor drives, PLC modules, and outdoor telecom equipment. |
Applications
| Industrial Backplane Interface | FPGA I/O Expansion |
|---|---|
|
Use Scenario: Isolating and buffering address/data lines between microcontroller and multi-slot industrial backplane with shared bus topology. IC Role / Device Role / Timing Role: Quad 3-state buffer providing direction-controlled signal routing and bus contention prevention via synchronized OE control. Use Value: Enables hot-swap-capable slot insertion with zero bus glitches due to sub-9 ns enable/disable timing and rail-rail output swing. |
Use Scenario: Extending limited FPGA GPIO count to drive multiple peripheral modules (ADCs, DACs, sensors) on a compact carrier board. IC Role / Device Role / Timing Role: Level-translating buffer converting FPGA's 3.3 V CMOS outputs to 5 V TTL-compatible signals for legacy peripherals. Use Value: Maintains signal integrity across 10+ cm traces with ≤7 ns propagation delay and <0.55 V VOL at full load. |
| Automated Test Equipment (ATE) Signal Routing | Programmable Logic Controller (PLC) Digital I/O Module |
|
Use Scenario: Multiplexing test signals from DUT interface connectors to measurement instruments in modular ATE racks. IC Role / Device Role / Timing Role: Channel-selectable buffer enabling dynamic reconfiguration of signal paths under microcontroller control. Use Value: Achieves <10 ns channel switching latency and supports 5 V logic families without external biasing or pull-ups. |
Use Scenario: Driving discrete 24 V DC input cards and relay output stages from isolated controller logic in factory-floor PLCs. IC Role / Device Role / Timing Role: Interfacing isolated microcontroller outputs to optocoupler input stages requiring TTL-level drive capability. Use Value: Delivers guaranteed 2.0 V VIH recognition and 0.8 V VIL rejection across full temperature range, ensuring deterministic state detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC126ABQ | CMOS-input variant (VIH ≥ 0.7×VCC); lower VCC range (1.65–5.5 V); max tpd = 4.4 ns @ 3.3 V | Better suited for mixed-voltage 3.3 V/2.5 V systems; not TTL-input compatible | Select when interfacing with modern low-voltage FPGAs or MCUs and power efficiency is prioritized over legacy TTL support. |
| SN74HCT126QPWRQ1 | Automotive-qualified (AEC-Q100 Grade 1); identical TTL thresholds; same pinout but TSSOP-14 (SOT402-1) | Required for automotive infotainment or ADAS domain controllers needing qualification evidence | Choose only if AEC-Q100 compliance is mandated; otherwise, 74VHCT126BQ offers superior thermal performance in same footprint. |
Compared with 74LVC126ABQ, the 74VHCT126BQ,115 ensures reliable TTL-level recognition in legacy industrial systems, while versus SN74HCT126QPWRQ1, it delivers 22% lower thermal resistance in the DHVQFN package-critical for fanless PLC modules operating continuously at +125 °C ambient.
Availability
74VHCT126BQ,115 is available at Aetrix Electronics and suitable for industrial backplane interfaces, FPGA I/O expansion, automated test equipment signal routing, and programmable logic controller digital I/O modules requiring stable component supply across extended temperature ranges.
Supply support for 74VHCT126BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for industrial, automotive, and consumer markets.
The 74VHCT series targets robust, pin-compatible replacements for legacy TTL logic in industrial control and infrastructure applications-designed specifically for interoperability, wide temperature operation, and ESD-hardened reliability.
FAQ
What is the maximum clock frequency supported by the 74VHCT126BQ,115?
The 74VHCT126BQ,115 does not operate as a clocked device-it is a combinational buffer with propagation delay ≤7.0 ns (CL = 15 pF, VCC = 5 V). This supports data rates up to ~140 MHz in point-to-point configurations, assuming clean edges and proper termination. Maximum usable frequency depends on system-level factors including trace length, load capacitance, and noise margin.
Can the 74VHCT126BQ,115 drive a 50 pF load at full speed?
Yes. At VCC = 5 V and CL = 50 pF, the device achieves tpd ≤ 9.5 ns and ten ≤ 9.0 ns, maintaining VOL ≤ 0.55 V and VOH ≥ 3.70 V under ±8 mA load. These values are explicitly specified in the datasheet's Dynamic Characteristics table for the DHVQFN14 package across −40 °C to +125 °C.
Is the exposed thermal pad on the DHVQFN14 package electrically connected?
No-the exposed pad on the SOT762-1 (DHVQFN14) package is a thermal slug only, not internally connected to any circuit node. It must be soldered to a PCB thermal plane using a solid copper pour and thermal vias for optimal heat dissipation, but no electrical connection or biasing is required or recommended.
Does the 74VHCT126BQ,115 support partial power-down operation?
No. The device lacks Ioff (power-off protection) or IOZ (high-impedance on power-down) functionality. When VCC = 0 V, inputs and outputs become undefined; VI ratings remain valid up to 7.0 V, but no guaranteed logic behavior or clamping is specified in that state. External isolation or power sequencing is required for true partial-power-down systems.
74VHCT126BQ,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74VHCT
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DHVQFN (2.5x3)
74VHCT126BQ,115 FAQ
1.How can I place an order for 74VHCT126BQ,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74VHCT126BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74VHCT126BQ,115 reliable?
The price and inventory of 74VHCT126BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHCT126BQ,115 is usually 5 days.
3.What payment methods are accepted for 74VHCT126BQ,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHCT126BQ,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74VHCT126BQ,115?
74VHCT126BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74VHCT126BQ,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74VHCT126BQ,115?
For technical support, including 74VHCT126BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHCT126BQ,115 requirements.
6.How does Aetrix verify that 74VHCT126BQ,115 is sourced from the original manufacturer or authorized distributors?
All 74VHCT126BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHCT126BQ,115 meets industry standards.
7.What is the process for return or replacement of 74VHCT126BQ,115?
All 74VHCT126BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74VHCT126BQ,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74VHCT126BQ,115 part is unused and in its original packaging.
Return procedure for 74VHCT126BQ,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74VHCT126BQ,115 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

