STMicroelectronics 74VHCT238ATTR
- Part No.:
- 74VHCT238ATTR
- Manufacturer:
- STMicroelectronics
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74VHCT238ATTR.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,029
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74VHCT238ATTR from STMicroelectronics is a high-speed CMOS 3-to-8 line decoder with TTL-compatible inputs, operating at 4.5–5.5 V, featuring 5.5 ns typical propagation delay, ±8 mA symmetrical output drive, and power-down input/output protection enabling 0–7 V input tolerance independent of VCC.
For engineers reviewing the 74VHCT238ATTR datasheet, 74VHCT238ATTR pinout, 74VHCT238ATTR application, or 74VHCT238ATTR equivalent, key selection criteria include enable-input cascade capability (G1, G2A, G2B), latch-up immunity, ESD robustness (2 kV), and compatibility with mixed-voltage 5 V ↔ 3 V interfacing in memory address decoding systems.
Technical Context
The device implements a non-inverting 3-to-8 binary decoder with three active-low enable inputs (G1, G2A, G2B) that collectively gate decoding: all outputs go low when G1 = low or either G2A/G2B = high. Inputs A, B, C accept TTL-level thresholds (VIH ≥ 2 V, VIL ≤ 0.8 V) and tolerate up to 7 V regardless of VCC.
Propagation delays are balanced (tPLH ≈ tPHL) across all signal paths-A/B/C-to-Y, G1-to-Y, and G2A/G2B-to-Y-with worst-case tPD ≤ 11.5 ns at CL = 50 pF and VCC = 5.0 V. Output impedance symmetry ensures matched rise/fall behavior under load, critical for timing-critical address decode trees.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Ensures stable operation across industrial-grade 5 V supply tolerances. |
| tPD (Typ.) | 5.5 ns at VCC = 5 V, CL = 15 pF - Enables sub-10 ns address decode latency in fast memory systems. |
| IOH/IOL | ±8 mA min - Supports direct driving of multiple TTL loads without external buffers. |
| VIH/VIL | 2.0 V min / 0.8 V max - Guarantees reliable recognition of legacy TTL logic levels. |
| Input Voltage Range | −0.5 V to +7.0 V - Allows safe hot-insertion and voltage-level translation without clamping diodes. |
| ESD Immunity | 2 kV HBM - Protects against handling damage during board assembly and test. |
| ICC (Max) | 40 µA at TA = 85°C - Minimizes standby power in battery-backed or low-power memory subsystems. |
Pinout & Package
TSSOP-16 package: 4.9 × 6.4 mm body, 0.65 mm pitch, 1.2 mm height, tape-and-reel packaging per order code 74VHCT238ATTR.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | A, B, C | Binary address select inputs; determine active Yx output when enables are asserted. |
| 4, 5 | G2A, G2B | Active-high enable inputs; both must be low for decode function to activate. |
| 6 | G1 | Active-low enable input; must be high for decode function to activate. |
| 7, 9–15 | Y0–Y7 | Active-high decoded outputs; only one asserted per valid input combination. |
| 8 | GND | Ground reference for all internal circuitry and I/O. |
| 16 | VCC | Positive supply rail; powers internal logic and output drivers. |
Key Features
| Feature | Design Value |
|---|---|
| Power-down protection | All inputs/outputs tolerate −0.5 V to +7.0 V regardless of VCC state - enables safe hot-swap and partial-power-down operation. |
| Triple enable architecture | G1 (active-low), G2A/G2B (active-high) - simplifies hierarchical address decoding across multiple memory banks or peripherals. |
| Matched propagation delays | tPLH ≈ tPHL across all paths - eliminates skew-induced glitches in synchronous address decode trees. |
| TTL-compatible input thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V - ensures interoperability with legacy 5 V TTL bus drivers and controllers. |
| Latch-up immunity | Improved vs. standard CMOS - prevents destructive parasitic SCR conduction under overvoltage or ESD stress. |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
|
Use Scenario: Selecting one of eight RAM/ROM chips in a microcontroller-based embedded system with 16-bit address bus. IC Role / Device Role / Timing Role: 3-bit address segment decoder generating chip-select signals synchronized to address strobe. Use Value: Balanced tPLH/tPHL ensures glitch-free CS assertion within tight memory access timing windows. |
Use Scenario: Enabling specific UART, SPI, or GPIO expansion ICs on a shared data bus. IC Role / Device Role / Timing Role: Peripheral ID decoder translating CPU address bits into individual peripheral enable lines. Use Value: Triple-enable inputs allow cascaded decoding across multiple I/O port groups without external logic. |
| Industrial PLC I/O Expansion | Mixed-Voltage Interface Bridge |
|
Use Scenario: Routing control signals to eight isolated digital output modules in an industrial controller rack. IC Role / Device Role / Timing Role: Safety-critical address decoder with fail-safe default (all outputs low when disabled). Use Value: Power-down protection prevents false triggering during module hot-swap or supply sequencing faults. |
Use Scenario: Interfacing a 3.3 V FPGA I/O bank to legacy 5 V peripheral logic. IC Role / Device Role / Timing Role: Level-shifting decoder accepting 3.3 V–compatible TTL thresholds while driving 5 V loads. Use Value: Input voltage tolerance up to 7 V allows direct connection to 3.3 V sources without external resistors or level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT238N | PDIP-16 package; no power-down protection; VIH/VIL identical; tPD ≈ 6.5 ns (typ.) | Suitable for through-hole prototyping but lacks 0–7 V input tolerance for hot-swap or mixed-rail use. | Select when cost-sensitive DIP mounting is required and full voltage tolerance is unnecessary. |
| 74LVX238MTR | 3.3 V only (VCC = 2.7–3.6 V); LVCMOS input thresholds; lower drive (±4 mA); smaller TSSOP-16 footprint | Designed for 3.3 V-only systems; incompatible with 5 V buses or TTL-level inputs. | Select only for native 3.3 V domains where 5 V interface capability is not needed. |
Compared with SN74HCT238N and 74LVX238MTR, the 74VHCT238ATTR uniquely combines 5 V operation, TTL compatibility, 0–7 V input tolerance, and TSSOP packaging-making it the sole choice for robust, mixed-voltage, surface-mount address decoding where reliability under supply transients matters.
Availability
74VHCT238ATTR is available at Aetrix Electronics and suitable for memory address decoding, peripheral selection logic, industrial PLC I/O expansion, and mixed-voltage interface bridge applications requiring stable component supply and long-term industrial lifecycle support.
Supply support for 74VHCT238ATTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The VHCT logic family targets high-speed, low-power 5 V CMOS applications with TTL compatibility and enhanced robustness-specifically engineered for reliable address decoding and control logic in noise-prone industrial environments.
FAQ
Is the 74VHCT238ATTR compatible with 3.3 V input signals?
Yes - its TTL-compatible inputs accept VIH ≥ 2.0 V and VIL ≤ 0.8 V, so standard 3.3 V CMOS logic outputs (VOH ≈ 3.3 V, VOL ≈ 0 V) meet these thresholds. No level shifter is required for interfacing with 3.3 V controllers driving the A/B/C or enable pins.
What happens to outputs when VCC = 0 V?
Outputs remain in high-impedance state with no current flow due to built-in power-down protection. Inputs tolerate −0.5 V to +7.0 V regardless of VCC, preventing backfeeding or latch-up during power sequencing or hot-swap events.
Can multiple 74VHCT238ATTR devices be cascaded for larger decode functions?
Yes - the three enable inputs (G1, G2A, G2B) are designed for cascade: outputs from a higher-order decoder can drive enables of subordinate devices, supporting 4-to-16, 5-to-32, or wider address decode trees without additional gates.
Does this part support 100 % static logic testing?
Yes - all inputs and outputs feature 2 kV HBM ESD protection and are fully specified for DC parametrics across −55 °C to +125 °C. The truth table and DC electrical characteristics (VIH/VIL, VOH/VOL, II, ICC) are guaranteed over full temperature and voltage ranges.
74VHCT238ATTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74VHCT
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74VHCT238ATTR FAQ
1.How can I place an order for 74VHCT238ATTR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74VHCT238ATTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74VHCT238ATTR reliable?
The price and inventory of 74VHCT238ATTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHCT238ATTR is usually 5 days.
3.What payment methods are accepted for 74VHCT238ATTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHCT238ATTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74VHCT238ATTR?
74VHCT238ATTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74VHCT238ATTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74VHCT238ATTR?
For technical support, including 74VHCT238ATTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHCT238ATTR requirements.
6.How does Aetrix verify that 74VHCT238ATTR is sourced from the original manufacturer or authorized distributors?
All 74VHCT238ATTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHCT238ATTR meets industry standards.
7.What is the process for return or replacement of 74VHCT238ATTR?
All 74VHCT238ATTR units undergo pre-shipment inspection (PSI). If there is an issue with 74VHCT238ATTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74VHCT238ATTR part is unused and in its original packaging.
Return procedure for 74VHCT238ATTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74VHCT238ATTR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

