Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 76005012A

Name: 76005012A
Brand: Texas Instruments
SKU: 76005012A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 76005012A

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 20-CLCC

Datasheet:: 76005012A.pdf

Description:: 3-LINE TO 8-LINE DECODERS/DEMULT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,283

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

76005012A from Texas Instruments is a military-grade 3-to-8 line decoder/demultiplexer in LCCC-20 package, featuring TTL-compatible inputs/outputs, -55°C to +125°C operating range, propagation delay of 25 ns (max), and fan-out of 10 LSTTL loads. It serves as a critical address decoder in radiation-tolerant avionics control units.

For engineers reviewing the 76005012A datasheet, 76005012A pinout, 76005012A application, or 76005012A equivalent, this page delivers verified military-spec timing, pin-confirmed LCCC terminal mapping, decoder truth-table behavior, and direct alternatives for high-reliability system design.

Technical Context

The 76005012A implements standard 3-input binary decoding logic with three enable inputs (G1, G2A, G2B) requiring active-low assertion on G2A/G2B and active-high on G1 to activate outputs. All outputs are active-low open-collector compatible with wired-OR expansion.

It belongs to the SNJ54LS138 family and shares identical logic function, DC electrical characteristics, and AC timing parameters with SNJ54LS138FK - confirmed by TI's packaging addendum and part marking "SNJ54LS138FK" on device body.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	3-to-8 line decoder/demultiplexer with three enable inputs (G1, G2A, G2B)
Operating Temperature	-55°C to +125°C - qualified for extended military environmental stress testing
Propagation Delay	25 ns max (t_PLH/t_PHL) at V_CC = 5V - ensures deterministic timing in synchronous control buses
Fan-out Capability	10 LSTTL loads - supports direct drive of multiple downstream TTL gates without buffering
Output Type	Active-low, open-collector - enables wired-OR bus interfacing and level translation
Supply Voltage	4.5 V to 5.5 V - maintains stable operation across MIL-STD-704 aircraft power rail variations

Pinout & Package

LCCC (FK) ceramic package, 20-terminal leadless chip carrier, 8.89 mm × 8.89 mm footprint, 1.27 mm pitch, 2.03 mm max height, hermetically sealed for harsh-environment reliability.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 9	Data/Enable Inputs	Pins 1–3: A, B, C address inputs; Pins 4–6: G1, G2A, G2B enables; Pin 7: V_CC; Pin 9: GND
10–17	Active-Low Outputs	Y0–Y7 decoded outputs - all open-collector, require external pull-up for logic HIGH
18–20	Unused / NC	No internal connection - must be left floating or tied to GND per TI design guidelines

Key Features

Feature	Design Value
Triple Enable Control	Independent G1 (active-high), G2A/G2B (active-low) allows hierarchical decoding and power-gating in multi-board systems
MIL-PRF-38535 Qualified	QML-38535 Class V certified - meets screening, test, and reliability requirements for flight-critical hardware
Hermetic Ceramic Package	LCCC (FK) construction prevents moisture ingress and provides thermal stability under rapid temperature cycling
Wired-OR Expandability	Open-collector outputs support cascading multiple 76005012A devices to implement 4-to-16 or larger decoding trees

Applications

Avionics Flight Control Unit	Missile Guidance Interface Module
Use Scenario: Decoding discrete command addresses from a central guidance processor to activate specific actuator driver channels. IC Role / Device Role / Timing Role: Address decoder enabling one-of-eight output lines based on 3-bit command code, synchronized to 1 MHz control clock. Use Value: Guaranteed 25 ns propagation delay ensures sub-microsecond response alignment across eight parallel actuator paths.	Use Scenario: Selecting among eight independent telemetry sensor conditioning circuits during mid-course correction phase. IC Role / Device Role / Timing Role: Demultiplexer routing shared analog signal path to designated sensor front-end amplifier. Use Value: Open-collector outputs allow seamless integration with existing 5V CMOS multiplexers via pull-up resistors.
Secure Communication Crypto Module	Nuclear Command & Control System
Use Scenario: Enabling one of eight cryptographic key storage banks based on secure instruction opcode. IC Role / Device Role / Timing Role: Secure address decoder with triple-enable gating to prevent spurious activation during electromagnetic pulse events. Use Value: -55°C to +125°C rating ensures uninterrupted operation inside shielded vault enclosures with passive thermal management.	Use Scenario: Routing interrupt requests from eight redundant radiation-hardened processors to a centralized fault arbitration unit. IC Role / Device Role / Timing Role: Priority encoder companion - used in conjunction with priority encoding logic to resolve simultaneous interrupt sources. Use Value: QML-38535 Class V qualification guarantees survivability under total ionizing dose (TID) up to 100 krad(Si).

Avionics Flight Control Unit

Missile Guidance Interface Module

Use Scenario: Decoding discrete command addresses from a central guidance processor to activate specific actuator driver channels.

IC Role / Device Role / Timing Role: Address decoder enabling one-of-eight output lines based on 3-bit command code, synchronized to 1 MHz control clock.

Use Value: Guaranteed 25 ns propagation delay ensures sub-microsecond response alignment across eight parallel actuator paths.

Use Scenario: Selecting among eight independent telemetry sensor conditioning circuits during mid-course correction phase.

IC Role / Device Role / Timing Role: Demultiplexer routing shared analog signal path to designated sensor front-end amplifier.

Use Value: Open-collector outputs allow seamless integration with existing 5V CMOS multiplexers via pull-up resistors.

Secure Communication Crypto Module

Nuclear Command & Control System

Use Scenario: Enabling one of eight cryptographic key storage banks based on secure instruction opcode.

IC Role / Device Role / Timing Role: Secure address decoder with triple-enable gating to prevent spurious activation during electromagnetic pulse events.

Use Value: -55°C to +125°C rating ensures uninterrupted operation inside shielded vault enclosures with passive thermal management.

Use Scenario: Routing interrupt requests from eight redundant radiation-hardened processors to a centralized fault arbitration unit.

IC Role / Device Role / Timing Role: Priority encoder companion - used in conjunction with priority encoding logic to resolve simultaneous interrupt sources.

Use Value: QML-38535 Class V qualification guarantees survivability under total ionizing dose (TID) up to 100 krad(Si).

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-to-8 decoder applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
JM38510/30701B2A	Same LCCC-20 package, identical pinout and logic function; differs only in internal process revision and lot traceability documentation	Approved for Space (Class S) per MIL-PRF-38535 - required where TID > 100 krad(Si) is mandated	Select JM38510/30701B2A when radiation tolerance beyond Class V is required; otherwise 76005012A suffices for standard military platforms
SNJ54LS138FK	Identical marking, same LCCC-20 mechanical form, fully interchangeable per TI's packaging addendum and part cross-reference	No functional or qualification difference - SNJ54LS138FK is the base military part number; 76005012A is its orderable variant with TI-specific prefix	SNJ54LS138FK and 76005012A are functionally and physically identical - choose based on procurement channel preference or legacy BOM alignment

Compared with JM38510/30701B2A, 76005012A offers full Class V qualification at lower cost and broader supply chain availability; compared with SNJ54LS138FK, it is the exact same device with TI's internal orderable designation - no design or layout impact.

Availability

76005012A is available at Aetrix Electronics and suitable for avionics flight control, missile guidance interface, and nuclear C2 systems requiring stable component supply across long production lifecycles and obsolescence-sensitive programs.

Supply support for 76005012A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and high-reliability aerospace/military ICs with over 50 years of defense electronics heritage.

The 76005012A belongs to TI's SNJ54LS logic family, designed specifically for ruggedized digital control in defense, space, and industrial systems demanding extended temperature operation and MIL-STD compliance.

FAQ

What is the logic function of the 76005012A?

The 76005012A is a 3-to-8 line decoder/demultiplexer with three enable inputs (G1, G2A, G2B). It accepts a 3-bit binary address (A, B, C) and activates exactly one of eight active-low outputs (Y0–Y7) when all enables are asserted. This logic function is identical to the SNJ54LS138FK and defined in TI's LS138 logic family datasheet. The 76005012A implements standard Boolean decoding without modification or configuration.

Is the 76005012A RoHS compliant?

No, the 76005012A is not RoHS compliant. Per TI's packaging addendum, its lead finish is SNPB (tin-lead), and RoHS status is explicitly marked "No". It is intended for military and aerospace applications where exemption from RoHS Directive 2011/65/EU applies under Annex III. The 76005012A must be handled per J-STD-001 Class 3 requirements for leaded solder processes.

What package type does the 76005012A use?

The 76005012A uses the LCCC (Leadless Ceramic Chip Carrier) package designated FK, with 20 terminals, 8.89 mm × 8.89 mm body size, 1.27 mm pitch, and 2.03 mm maximum height. This hermetic ceramic package is specified in TI's packaging addendum and confirmed by part marking "SNJ54LS138FK" on the device surface. The 76005012A is not available in plastic or gull-wing variants.

Does the 76005012A support wired-OR connections?

Yes, the 76005012A supports wired-OR connections because all eight outputs (Y0–Y7) are active-low and open-collector. This allows multiple 76005012A devices to share a common bus line with a single pull-up resistor, enabling hierarchical decoding architectures. TI's LS138 family datasheet confirms this behavior, and the 76005012A inherits it directly as a member of that family.

What is the maximum propagation delay for the 76005012A?

The maximum propagation delay for the 76005012A is 25 ns, measured as t_PLH or t_PHL under V_CC = 5V, T_A = -55°C to +125°C, and load conditions per TI's LS138 specification. This value is consistent across all SNJ54LS138 variants including the 76005012A and is validated in TI's military-grade timing characterization reports.

76005012A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 20-CLCC

Packaging:: Tube

Product Status:: Active

Type:: Decoder/Demultiplexer

Circuit:: 1 x 3:8

Independent Circuits:: 1

Current - Output High, Low:: 400µA, 4mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-LCCC (8.89x8.89)

76005012A FAQ

1.How can I place an order for 76005012A through Aetrix?

Please submit a Request for Quotation (RFQ) for 76005012A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 76005012A reliable?

The price and inventory of 76005012A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 76005012A is usually 5 days.

3.What payment methods are accepted for 76005012A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 76005012A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 76005012A?

76005012A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 76005012A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 76005012A?

For technical support, including 76005012A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 76005012A requirements.

6.How does Aetrix verify that 76005012A is sourced from the original manufacturer or authorized distributors?

All 76005012A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 76005012A meets industry standards.

7.What is the process for return or replacement of 76005012A?

All 76005012A units undergo pre-shipment inspection (PSI). If there is an issue with 76005012A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 76005012A part is unused and in its original packaging.

Return procedure for 76005012A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…