Toshiba Semiconductor and Storage 7UL1G125NX,ELF(S
- Part No.:
- 7UL1G125NX,ELF(S
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package:
- 6-XFDFN
- Datasheet:
-
7UL1G125NX,ELF(S.pdf
- Description:
- L-MOS LVP IC XSON6 VCC:0.9V-3.6V
- Quantity:
- Payment:

- Shipping:

Inventory:9,983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
7UL1G125NX from Toshiba Electronic Devices & Storage Corporation is a single-channel CMOS bus buffer with 3-state output, designed for low-voltage logic level translation and bidirectional data bus isolation in space-constrained embedded systems. It operates from 0.9 V to 3.6 V, delivers ±8.0 mA output drive at 3.0 V, achieves 2.3 ns typical propagation delay at 3.3 V/10 pF, and supports industrial temperature range (−40 °C to +125 °C).
For engineers reviewing the 7UL1G125NX datasheet, 7UL1G125NX pinout, 7UL1G125NX application, or 7UL1G125NX equivalent, this device serves as a high-speed, low-power, voltage-tolerant buffer for I²C/SPI peripheral interfacing, memory address/data bus control, and power-aware signal routing in portable and automotive-adjacent electronics.
Technical Context
The 7UL1G125NX implements a single non-inverting buffer with active-low 3-state enable (G), enabling precise control of signal flow on shared buses. Its input structure tolerates up to 3.6 V regardless of VCC, allowing safe interfacing between 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without external level shifters.
It features power-down protection: outputs enter high-impedance state and clamp leakage when VCC = 0 V, preventing back-driving of powered subsystems. The device uses silicon monolithic CMOS process optimized for ultra-low static current (ICC ≤ 10 µA max over full temperature range) and fast edge response (input rise/fall time ≤ 10 ns/V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9 V to 3.6 V - supports single-supply operation across sub-1V logic and standard 3.3V interfaces |
| Propagation Delay | 2.3 ns (typ.) at VCC = 3.3 V, CL = 10 pF - enables >200 MHz data throughput in short-bus configurations |
| Output Drive | ±8.0 mA (min.) at VCC = 3.0 V - sufficient to drive 15 pF loads with <1 ns skew across rail-to-rail transitions |
| Input Voltage Tolerance | 3.6 V tolerant - allows direct connection to higher-voltage controllers without external clamping diodes |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor control PCBs |
| 3-State Disable Time | 2.9 ns (typ.) at VCC = 3.3 V, CL = 10 pF - ensures clean bus release before next master arbitration cycle |
| Power-Down Leakage | ≤ 80 µA (max.) at Ta = 125 °C - prevents unintended current paths during system sleep modes |
Pinout & Package
7UL1G125NX is housed in a 1.2 mm × 1.0 mm, 0.4 mm pitch XSON6 (MP6D) package - a leadless, bottom-terminated, thermally enhanced micro-package suitable for high-density PCB layouts and reflow-compatible assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Data Input | Non-inverting logic input; accepts 0.9–3.6 V signals; internally pulled neither high nor low |
| 2 (G) | Active-Low Enable | Gate control: logic low enables output Y; logic high forces Y into high-impedance state |
| 3 (Y) | 3-State Output | Buffered, non-inverted output; drives high/low or floats based on G state; 3.6 V tolerant |
| 4 (VCC) | Supply Rail | Primary power supply (0.9–3.6 V); powers internal logic and output stage |
| 5 (GND) | Ground Reference | Return path for VCC and all I/O; must be low-impedance for stable noise margin |
| 6 (NC) | No Connect | Internally unconnected; must remain floating - no external tie required or recommended |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low voltage operation | Functional down to 0.9 V VCC - enables integration into battery-powered IoT sensor nodes with coin-cell or energy-harvesting supplies |
| 3.6 V tolerant inputs | Accepts 3.6 V logic levels independent of VCC - eliminates need for discrete level-shifting components in mixed-voltage systems |
| Power-down output protection | Outputs go high-Z and clamp leakage when VCC = 0 V - prevents back-powering of upstream circuits during hot-swap or partial power-down |
| High-speed performance | 2.3 ns tPD (typ.) at 3.3 V - meets timing budgets for SPI Mode 3 (CPOL=1, CPHA=1) at ≥25 MHz clock rates |
| Wide temperature support | Specified from −40 °C to +125 °C - validated for use in engine control units, industrial PLC I/O modules, and outdoor telecom equipment |
Applications
| Industrial Sensor Interface | Low-Power Wearable Hub |
|---|---|
|
Use Scenario: Isolating I²C SDA/SCL lines between a 1.8 V MCU and multiple 3.3 V environmental sensors in a factory-floor condition monitor. IC Role / Device Role / Timing Role: Bidirectional bus buffer with 3-state control, enabling dynamic arbitration and preventing voltage conflict during sensor initialization. Use Value: Eliminates external level translators while maintaining <2.5 ns propagation delay - preserves I²C timing margins at 400 kHz and reduces BOM count by one IC per bus segment. |
Use Scenario: Managing shared GPIO expansion between an ARM Cortex-M0+ SoC (1.2 V I/O) and BLE radio module (3.3 V interface) in a medical patch sensor. IC Role / Device Role / Timing Role: Unidirectional signal conditioner with enable-controlled output gating, synchronizing wake-up signaling and interrupt handshaking. Use Value: Delivers ±8 mA drive at 1.2 V - sufficient to meet BLE module's 3.3 V input VIH threshold without pull-up resistors, reducing standby current by 12 µA per channel. |
| Automotive Body Control Module | Portable Test Equipment |
|
Use Scenario: Buffering LIN bus diagnostic signals between a 3.3 V microcontroller and 12 V-compatible transceiver in a door module ECU. IC Role / Device Role / Timing Role: Voltage-tolerant buffer isolating MCU I/O from LIN physical layer, with enable used for fault-safe bus shutdown. Use Value: Withstands 3.6 V input transients while operating at 3.0 V VCC - avoids latch-up during load-dump events and maintains 125 °C operational integrity. |
Use Scenario: Routing configuration signals from a 2.5 V FPGA I/O bank to multiple 1.8 V ADC/DAC peripherals in handheld calibration gear. IC Role / Device Role / Timing Role: Single-gate logic buffer enabling synchronized peripheral enable/disable sequencing via FPGA-controlled G pin. Use Value: 2.3 ns tPD ensures setup/hold compliance for 100 MHz SPI clocks; XSON6 footprint saves >1.5 mm² vs. SC-70 alternatives - critical for compact test head layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0101DCKR | Open-drain output; requires external pull-up; no 3-state disable; lower drive (±2 mA) | Designed for I²C translation only; unsuitable for push-pull bus driving or SPI clock distribution | Select only if open-drain behavior and I²C-specific timing are required; not drop-in for 7UL1G125NX's push-pull 3-state use cases |
| SN74LVC1G125DBVR | Same 3-state function but wider VCC range (1.65–5.5 V); larger SOT-23-5 package; higher ICC (30 µA typ.) | Better suited for 5 V legacy systems; less optimal for sub-1.2 V operation or ultra-dense layouts | Prefer for designs requiring 5 V compatibility or existing SOT-23 footprints; avoid when board space or ultra-low VCC operation is critical |
Compared with TXS0101DCKR and SN74LVC1G125DBVR, the 7UL1G125NX uniquely combines sub-1V operation, XSON6 miniaturization, and robust 3.6 V input tolerance - making it the optimal choice for next-generation portable and automotive-edge electronics where voltage scalability and footprint efficiency are co-primary constraints.
Availability
7UL1G125NX is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power wearable hubs, automotive body control modules, and portable test equipment requiring stable component supply across extended temperature and voltage ranges.
Supply support for 7UL1G125NX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a global semiconductor manufacturer specializing in power devices, logic ICs, and storage solutions, with core expertise in low-power CMOS process technology and automotive-grade reliability validation.
The 7UL1G125NX belongs to Toshiba's UL-series ultra-low-voltage logic family, engineered specifically for energy-efficient signal routing in battery-operated and thermally constrained embedded systems - emphasizing minimal propagation delay, wide VCC scalability, and robust I/O tolerance.
FAQ
What is the minimum supply voltage required for functional operation of the 7UL1G125NX?
The 7UL1G125NX is fully specified to operate at VCC = 0.9 V, with guaranteed DC and AC performance including VIH/VIL thresholds, output drive, and propagation delay. At 0.9 V, it maintains ±0.02 mA output capability and supports input rise/fall rates up to 10 ns/V - enabling use in energy-harvesting and ultra-low-power sensor nodes where supply rails dip below 1.0 V.
Does the 7UL1G125NX require external pull-up or pull-down resistors on its inputs or outputs?
No. The 7UL1G125NX has no internal pull resistors and does not require external ones for basic functionality. Inputs (A and G) are CMOS high-impedance and must be actively driven or tied to VCC/GND per datasheet guidance. The output (Y) is push-pull and self-terminating; external pull-ups are unnecessary unless implementing wired-OR logic - which contradicts its 3-state architecture.
Can the 7UL1G125NX safely interface a 3.3 V microcontroller with a 1.2 V FPGA I/O bank?
Yes. The 7UL1G125NX accepts 3.3 V logic inputs while operating at VCC = 1.2 V, thanks to its 3.6 V tolerant input structure. When configured with G = low, it buffers the 3.3 V signal to a 1.2 V-compatible output level (VOH ≥ 0.75×VCC = 0.9 V, VOL ≤ 0.25×VCC = 0.3 V), meeting standard 1.2 V LVCMOS thresholds without level-shifting components.
What is the thermal performance of the 7UL1G125NX in the XSON6 package under continuous 8 mA output load?
In the XSON6 (MP6D) package, the 7UL1G125NX exhibits a junction-to-ambient thermal resistance (θJA) of 290 °C/W (typ.). Under worst-case conditions - VCC = 3.6 V, IO = ±8 mA, ambient = 85 °C - power dissipation remains below 28 mW, resulting in junction temperature rise of <8.2 °C above ambient. This confirms reliable operation within its −40 °C to +125 °C rating even in sealed enclosures.
Is the NC pin (Pin 6) required to be grounded or left floating in the 7UL1G125NX layout?
Pin 6 is a true no-connect (NC) terminal - internally unconnected and electrically isolated. It must be left floating with no solder mask opening, trace, or thermal pad. Connecting it to GND, VCC, or any other net may cause unpredictable behavior or violate Toshiba's qualification testing conditions. The XSON6 footprint design must treat Pin 6 as an excluded pad.
7UL1G125NX,ELF(S Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.9V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-MP6D (1.45x1)
7UL1G125NX,ELF(S FAQ
1.How can I place an order for 7UL1G125NX,ELF(S through Aetrix?
Please submit a Request for Quotation (RFQ) for 7UL1G125NX,ELF(S on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 7UL1G125NX,ELF(S reliable?
The price and inventory of 7UL1G125NX,ELF(S are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 7UL1G125NX,ELF(S is usually 5 days.
3.What payment methods are accepted for 7UL1G125NX,ELF(S?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 7UL1G125NX,ELF(S transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 7UL1G125NX,ELF(S?
7UL1G125NX,ELF(S orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 7UL1G125NX,ELF(S order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 7UL1G125NX,ELF(S?
For technical support, including 7UL1G125NX,ELF(S datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 7UL1G125NX,ELF(S requirements.
6.How does Aetrix verify that 7UL1G125NX,ELF(S is sourced from the original manufacturer or authorized distributors?
All 7UL1G125NX,ELF(S products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 7UL1G125NX,ELF(S meets industry standards.
7.What is the process for return or replacement of 7UL1G125NX,ELF(S?
All 7UL1G125NX,ELF(S units undergo pre-shipment inspection (PSI). If there is an issue with 7UL1G125NX,ELF(S, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 7UL1G125NX,ELF(S part is unused and in its original packaging.
Return procedure for 7UL1G125NX,ELF(S:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
7UL1G125NX,ELF(S Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

