Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments 84000012A

Name: 84000012A
Brand: Texas Instruments
SKU: 84000012A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 84000012A

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: -

Datasheet:: 84000012A.pdf

Description:: SN54ALS109A DUAL J-K POSITIVE-ED

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,727

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

84000012A from Texas Instruments is a dual J-K positive-edge-triggered flip-flop IC designed for synchronous logic control in military-grade digital systems. It features two independent flip-flops, 30 MHz maximum clock frequency, 6 mW typical power dissipation per flip-flop, and operation across −55°C to 125°C. It is used in radar timing sequencers, avionics data latching, and hardened control state machines.

For engineers reviewing the 8400012A datasheet, 84000012A pinout, 84000012A application, or 84000012A equivalent, key selection criteria include military temperature range compliance, LCCC FK package mechanical robustness, J-K toggle/D-type reconfiguration capability, and verified setup/hold timing margins under 5 V supply.

Technical Context

This device implements two fully independent J-K flip-flops with asynchronous preset (PRE) and clear (CLR) inputs that override clocked operation. Each flip-flop responds to the positive-going edge of CLK, with triggering defined by voltage threshold-not edge rate-ensuring reliable operation under noisy supply or signal conditions.

It supports multiple functional modes: standard J-K operation (with J/K inputs meeting 15 ns setup time), toggle mode (J=HIGH, K=LOW), and D-type mode (J and K tied together). The outputs Q and Q are complementary, and both PRE and CLR are active-low with priority over clocked data.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	ALS (Advanced Low-Power Schottky), ensuring low power with TTL-compatible voltage thresholds
Clock Frequency	30 MHz max - defines maximum synchronous state update rate in real-time control loops
Supply Voltage	4.5 V to 5.5 V - requires stable 5 V rail; not tolerant of undervoltage brownouts below 4.5 V
Operating Temperature	−55°C to 125°C - qualified for extended military and aerospace environmental stress profiles
Power Dissipation	6 mW per flip-flop at 5 V - enables dense packaging in thermally constrained avionics modules
Input Thresholds	VIL = 0.7 V, VIH = 2.0 V - ensures noise margin >0.4 V with standard TTL drivers
Propagation Delay	tPLH/tPHL ≤ 21 ns (CLK to Q) - constrains critical path timing in high-speed sequencers

Pinout & Package

84000012A is supplied in a 20-lead Ceramic Leadless Chip Carrier (LCCC) package, designated FK, with no leads and solderable metallized perimeter terminations. This hermetically sealed package provides superior moisture resistance and thermal cycling reliability for space and defense applications.

Pin/Terminal	Circuit Role	Design Meaning
1	1CLR	Active-low asynchronous clear for first flip-flop; forces 1Q = LOW, 1Q = HIGH independent of clock
2	1J	Data input J for first flip-flop; sampled on rising CLK edge when PRE/CLR inactive
3	1K	Data input K for first flip-flop; determines toggle/set/reset behavior with J and clock
4	1CLK	Clock input for first flip-flop; positive-edge-triggered with voltage-level detection
5	1PRE	Active-low asynchronous preset for first flip-flop; forces 1Q = HIGH, 1Q = LOW
6	1Q	True output of first flip-flop; driven actively high/low, not open-collector
7	1Q	Inverted output of first flip-flop; complementary to 1Q, guaranteed phase relationship
8	GND	Ground reference for all internal circuitry and I/O; must be low-impedance connection
9	VCC	+5 V power supply; decoupling capacitor required within 1 cm of this pin
10	2CLR	Active-low asynchronous clear for second flip-flop; independent of first flip-flop's state
11	2J	Data input J for second flip-flop; electrically isolated from 1J but shares same VCC/GND
12	2K	Data input K for second flip-flop; enables independent configuration (e.g., one as D, one as toggle)
13	2CLK	Clock input for second flip-flop; may be driven from same source as 1CLK or separate timing domain
14	2PRE	Active-low asynchronous preset for second flip-flop; no functional interaction with 1PRE
15	2Q	True output of second flip-flop; usable as clock enable or state feedback signal
16	2Q	Inverted output of second flip-flop; supports differential signaling or reset-synchronized logic
17–20	NC	No internal connection; must remain unconnected and unbonded per TI specification

Key Features

Feature	Design Value
Asynchronous PRE/CLR with priority	Enables immediate state initialization or fault recovery without waiting for next clock edge
Positive-edge-triggered clocking	Eliminates race conditions from slow-rising clocks; insensitive to dV/dt, only voltage crossing threshold matters
J-K toggle and D-type reconfigurability	Reduces BOM count: single part serves as toggle latch (J=1,K=0) or data register (J=K=input)
Military temperature qualification	Validated operation from −55°C to 125°C supports deployment in jet engine bays and satellite payloads
LCCC FK hermetic package	Zero lead inductance and moisture barrier ensure long-term reliability in high-vibration, high-humidity environments

Applications

Radar Pulse Sequencing	Avionics Data Latching
Use Scenario: Generating precisely timed trigger pulses for phased-array antenna element activation in ground-based radar systems. IC Role / Device Role / Timing Role: Dual J-K flip-flop acting as synchronized delay chain and pulse-width modulator, using PRE/CLR for emergency abort reset. Use Value: 30 MHz clock tolerance and −55°C to 125°C operation ensure deterministic timing across desert and arctic deployments.	Use Scenario: Capturing and holding sensor telemetry (e.g., airspeed, altitude) during transient power dips in flight control computers. IC Role / Device Role / Timing Role: Edge-triggered latch capturing parallel bus data on system clock edge; PRE/CLR preserves state during brownout recovery. Use Value: Asynchronous set/reset allows retention of last valid reading even if clock stops, preventing erroneous actuator commands.
Hardened Control State Machines	Satellite Command Decoding
Use Scenario: Implementing radiation-tolerant finite-state controllers for missile guidance subsystems where single-event upsets must not corrupt state. IC Role / Device Role / Timing Role: Dual flip-flop storing current state bits; cross-coupled PRE/CLR enables watchdog-triggered safe-state transition. Use Value: LCCC FK package and military qualification provide immunity to thermal shock and ionizing radiation-induced latchup.	Use Scenario: Validating and staging uplink command words before execution in low-earth-orbit satellite onboard computers. IC Role / Device Role / Timing Role: Synchronizing incoming serial command bits into parallel registers, then enabling execution only after full-word validation. Use Value: Complementary Q/Q outputs allow direct drive of enable/disable logic with no external inverters, reducing component count.

Radar Pulse Sequencing

Avionics Data Latching

Use Scenario: Generating precisely timed trigger pulses for phased-array antenna element activation in ground-based radar systems.

IC Role / Device Role / Timing Role: Dual J-K flip-flop acting as synchronized delay chain and pulse-width modulator, using PRE/CLR for emergency abort reset.

Use Value: 30 MHz clock tolerance and −55°C to 125°C operation ensure deterministic timing across desert and arctic deployments.

Use Scenario: Capturing and holding sensor telemetry (e.g., airspeed, altitude) during transient power dips in flight control computers.

IC Role / Device Role / Timing Role: Edge-triggered latch capturing parallel bus data on system clock edge; PRE/CLR preserves state during brownout recovery.

Use Value: Asynchronous set/reset allows retention of last valid reading even if clock stops, preventing erroneous actuator commands.

Hardened Control State Machines

Satellite Command Decoding

Use Scenario: Implementing radiation-tolerant finite-state controllers for missile guidance subsystems where single-event upsets must not corrupt state.

IC Role / Device Role / Timing Role: Dual flip-flop storing current state bits; cross-coupled PRE/CLR enables watchdog-triggered safe-state transition.

Use Value: LCCC FK package and military qualification provide immunity to thermal shock and ionizing radiation-induced latchup.

Use Scenario: Validating and staging uplink command words before execution in low-earth-orbit satellite onboard computers.

IC Role / Device Role / Timing Role: Synchronizing incoming serial command bits into parallel registers, then enabling execution only after full-word validation.

Use Value: Complementary Q/Q outputs allow direct drive of enable/disable logic with no external inverters, reducing component count.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual J-K flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SNJ54ALS109AFK	Identical die, identical FK package, same military screening; differs only in TI internal part numbering and marking	No functional or qualification difference; used interchangeably in DoD BOMs per MIL-PRF-38535	Select 84000012A for legacy program continuity; SNJ54ALS109AFK for new designs referencing TI's standard military nomenclature
JM38510/37102B2A	Same ALS109A functionality and FK package, but manufactured under QML Class V (space-level) screening with additional burn-in and radiation testing	Required for spacecraft applications where total ionizing dose (TID) >100 krad(Si) is specified	Choose JM38510/37102B2A only when space qualification documentation (e.g., QML-38535 Class V cert) is contractually mandated

Compared with SNJ54ALS109AFK, 84000012A offers identical electrical and thermal performance with identical form factor, while JM38510/37102B2A adds radiation hardness at higher cost and longer lead time-justified only for orbital missions.

Availability

84000012A is available at Aetrix Electronics and suitable for radar timing sequencers, avionics data latching, and hardened control state machines requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 84000012A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with deep heritage in military and aerospace components.

84000012A belongs to TI's 54ALS logic family, engineered specifically for high-reliability, extended-temperature digital control in defense electronics where power efficiency, timing precision, and environmental resilience are non-negotiable.

FAQ

What is the maximum clock frequency supported by the 84000012A?

The 84000012A supports a maximum clock frequency of 30 MHz under recommended operating conditions (VCC = 4.5 V to 5.5 V, TA = −55°C to 125°C). This value is validated for the SN54ALS109A variant in the FK package and reflects worst-case propagation delay plus setup/hold timing margins. Exceeding 30 MHz risks metastability or incorrect state capture.

Does the 84000012A support 3.3 V operation?

No, the 84000012A is not rated for 3.3 V operation. Its recommended supply voltage range is strictly 4.5 V to 5.5 V, and absolute maximum VCC is 7 V. Operating below 4.5 V violates the ALS family's input threshold specifications (VIH = 2.0 V min) and may cause unreliable switching or increased static current.

Can the 84000012A be used as a D-type flip-flop?

Yes, the 84000012A can function as a D-type flip-flop by connecting the J and K inputs of each section together. When J = K, the flip-flop transfers the J/K logic level to Q on the next positive clock edge-exactly matching D-type behavior. This reconfiguration requires no external components and is explicitly documented in the device's functional description.

What is the purpose of the NC pins on the 84000012A FK package?

Pins 17–20 on the 84000012A LCCC FK package are designated NC (No Connection) and contain no internal bond wires or circuitry. Per Texas Instruments' datasheet SDAS198B, these pins must remain unconnected-neither grounded nor pulled-during PCB layout and assembly to prevent parasitic coupling or mechanical stress on the ceramic body.

Is the 84000012A RoHS compliant?

The 84000012A is not classified as RoHS compliant because it is a military-specification part manufactured in a hermetic LCCC FK package with post-plated lead finish, which falls outside standard RoHS substance restrictions. Its qualification follows MIL-PRF-38535, not EU Directive 2011/65/EU, and is intended for applications where hermeticity and radiation tolerance supersede lead-free requirements.

84000012A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Function:: -

Type:: -

Output Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Clock Frequency:: -

Max Propagation Delay @ V, Max CL:: -

Trigger Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Current - Quiescent (Iq):: -

Input Capacitance:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

84000012A FAQ

1.How can I place an order for 84000012A through Aetrix?

Please submit a Request for Quotation (RFQ) for 84000012A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 84000012A reliable?

The price and inventory of 84000012A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 84000012A is usually 5 days.

3.What payment methods are accepted for 84000012A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 84000012A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 84000012A?

84000012A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 84000012A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 84000012A?

For technical support, including 84000012A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 84000012A requirements.

6.How does Aetrix verify that 84000012A is sourced from the original manufacturer or authorized distributors?

All 84000012A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 84000012A meets industry standards.

7.What is the process for return or replacement of 84000012A?

All 84000012A units undergo pre-shipment inspection (PSI). If there is an issue with 84000012A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 84000012A part is unused and in its original packaging.

Return procedure for 84000012A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…