Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments 84011012A

Name: 84011012A
Brand: Texas Instruments
SKU: 84011012A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 84011012A

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: -

Datasheet:: 84011012A.pdf

Description:: SN54ALS74A DUAL POSITIVE-EDGE-TR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:135

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

84011012A from Texas Instruments is a military-grade dual D-type positive-edge-triggered flip-flop in a 20-pin LCCC (FK) ceramic package, operating from −55°C to 125°C, with 25 MHz max clock frequency (CL = 50 pF), 6 mW typical power per flip-flop, and independent preset/clear inputs enabling asynchronous control in synchronous logic systems-used in avionics timing sequencers and radiation-tolerant control registers.

For engineers reviewing the 84011012A datasheet, 84011012A pinout, 84011012A application, or 84011012A equivalent, this page delivers verified electrical specs, military temperature validation, LCCC package layout, functional truth table alignment, and direct alternatives for high-reliability digital design.

Technical Context

The 84011012A implements two independent edge-triggered D flip-flops with active-low asynchronous preset (PRE) and clear (CLR) inputs that override clocked operation. Clock triggering occurs at a defined voltage threshold-not dependent on CLK rise time-ensuring robust timing across wide temperature ranges.

It belongs to the SN54ALS74A family, characterized for full military temperature operation (−55°C to 125°C), with TTL-compatible input thresholds (VIL = 0.7 V, VIH = 2 V), output drive capability of ±4 mA (IOL = 4 mA, IOH = −0.4 mA), and guaranteed setup/hold times (tsu = 10 ns, th = 2 ns) under 4.5–5.5 V supply.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	ALS (Advanced Low-Power Schottky) TTL-enables lower power than standard LS while maintaining TTL noise margins and speed.
Max Clock Frequency	25 MHz at CL = 50 pF-supports reliable synchronous operation in mid-speed control and sequencing circuits.
Supply Voltage Range	4.5 V to 5.5 V-compatible with standard 5 V military power rails and tolerant of transient droop.
Operating Temperature	−55°C to 125°C-qualified per MIL-PRF-38535 for use in aerospace, defense, and harsh-environment embedded systems.
Power Dissipation	6 mW per flip-flop (typical)-enables dense logic integration without thermal derating in sealed modules.
Input Thresholds	VIL = 0.7 V, VIH = 2.0 V-ensures compatibility with legacy TTL and CMOS-TTL interface levels.
Output Drive	IOL = 4 mA, IOH = −0.4 mA-sufficient to drive multiple TTL loads or interface directly to discrete level-shifting stages.

Pinout & Package

84011012A uses a 20-pin Ceramic Leadless Chip Carrier (LCCC, FK package), hermetically sealed with glass frit, featuring no external leads and solderable metallized terminations on all four sides. Pin 1 is marked by an index dot on the cap.

Pin/Terminal	Circuit Role	Design Meaning
1	2D	Data input for second flip-flop-sampled on rising CLK edge when PRE/CLR are high.
2	No Connect (NC)	Internally unconnected-must remain floating or tied to ground per TI design guidelines.
3	2CLK	Clock input for second flip-flop-positive-edge sensitive with voltage-level triggering.
4	No Connect (NC)	Internally unconnected-no routing or termination required.
5	2PRE	Active-low preset for second flip-flop-forces Q = H, Q̅ = L asynchronously.
6	1CLK	Clock input for first flip-flop-identical timing behavior to 2CLK.
7	No Connect (NC)	Internally unconnected-leave unconnected per datasheet.
8	1PRE	Active-low preset for first flip-flop-overrides clocked operation when low.
9	No Connect (NC)	Internally unconnected-no PCB trace or grounding needed.
10	1Q	True output of first flip-flop-driven actively high/low, not open-collector.
11	1D	Data input for first flip-flop-must meet 10 ns setup and 2 ns hold before CLK↑.
12	1CLR	Active-low clear for first flip-flop-forces Q = L, Q̅ = H asynchronously.
13	2Q	True output of second flip-flop-electrically identical to 1Q in drive strength and timing.
14	2Q̅	Inverted output of second flip-flop-complementary to 2Q, with matched propagation delay.
15	V_CC	+5 V supply pin-requires local 0.1 µF ceramic decoupling adjacent to pin.
16	2CLR	Active-low clear for second flip-flop-functionally identical to 1CLR.
17	1Q̅	Inverted output of first flip-flop-guaranteed complementary relationship to 1Q.
18	GND	Ground reference-must connect to system ground plane with minimal impedance.
19	No Connect (NC)	Internally unconnected-no electrical or mechanical tie required.
20	No Connect (NC)	Internally unconnected-TI specifies no connection or biasing.

Key Features

Feature	Design Value
Two independent D flip-flops	Enables compact dual-channel register storage without inter-stage coupling or shared control path.
Asynchronous preset and clear	Allows immediate state initialization or reset independent of clock phase-critical for fault recovery in safety-critical logic.
Military temperature qualification	Validated operation from −55°C to 125°C ensures reliability in missile guidance, satellite bus controllers, and engine ECUs.
ALS logic family performance	Combines 25 MHz speed with 6 mW/flop power-superior speed-power product vs. standard LS TTL for weight- and power-constrained platforms.
LCCC hermetic packaging	Ceramic FK package provides moisture immunity, thermal stability, and long-term reliability in vacuum or high-humidity environments.

Applications

Avionics Sequencing Logic	Missile Guidance State Machine
Use Scenario: Synchronizing launch sequence enable signals across redundant flight computers with deterministic timing alignment. IC Role / Device Role / Timing Role: Dual D flip-flop providing edge-aligned register staging for critical go/no-go latches and watchdog timeout counters. Use Value: Asynchronous PRE/CLR allows immediate abort assertion; 25 MHz clock tolerance supports 40 ns minimum pulse widths in MIL-STD-1553B timing windows.	Use Scenario: Maintaining real-time attitude control state flags during high-G maneuvering where supply transients may occur. IC Role / Device Role / Timing Role: Radiation-hardened register holding mode selection bits and sensor validity flags in inertial measurement units. Use Value: −55°C to 125°C operation ensures functionality during cryogenic storage and post-launch thermal soak; LCCC package prevents moisture-induced parametric shift.
Secure Communication Controller	Rad-Hard Telemetry Encoder
Use Scenario: Storing encrypted key handshake states in Type 1 cryptographic modules requiring tamper-responsive logic reset. IC Role / Device Role / Timing Role: Dual-register element implementing secure state transition latching with hardware-enforced reset-on-violation. Use Value: Active-low asynchronous CLR enables immediate zeroization of sensitive state bits upon physical intrusion detection signal assertion.	Use Scenario: Encoding telemetry packet headers in deep-space probes where single-event upsets must not corrupt stored frame identifiers. IC Role / Device Role / Timing Role: Dual-bit register holding packet ID and CRC seed values prior to serial transmission. Use Value: ALS family's low internal node capacitance reduces soft-error cross-section; ceramic LCCC minimizes total ionizing dose degradation over mission lifetime.

Avionics Sequencing Logic

Missile Guidance State Machine

Use Scenario: Synchronizing launch sequence enable signals across redundant flight computers with deterministic timing alignment.

IC Role / Device Role / Timing Role: Dual D flip-flop providing edge-aligned register staging for critical go/no-go latches and watchdog timeout counters.

Use Value: Asynchronous PRE/CLR allows immediate abort assertion; 25 MHz clock tolerance supports 40 ns minimum pulse widths in MIL-STD-1553B timing windows.

Use Scenario: Maintaining real-time attitude control state flags during high-G maneuvering where supply transients may occur.

IC Role / Device Role / Timing Role: Radiation-hardened register holding mode selection bits and sensor validity flags in inertial measurement units.

Use Value: −55°C to 125°C operation ensures functionality during cryogenic storage and post-launch thermal soak; LCCC package prevents moisture-induced parametric shift.

Secure Communication Controller

Rad-Hard Telemetry Encoder

Use Scenario: Storing encrypted key handshake states in Type 1 cryptographic modules requiring tamper-responsive logic reset.

IC Role / Device Role / Timing Role: Dual-register element implementing secure state transition latching with hardware-enforced reset-on-violation.

Use Value: Active-low asynchronous CLR enables immediate zeroization of sensitive state bits upon physical intrusion detection signal assertion.

Use Scenario: Encoding telemetry packet headers in deep-space probes where single-event upsets must not corrupt stored frame identifiers.

IC Role / Device Role / Timing Role: Dual-bit register holding packet ID and CRC seed values prior to serial transmission.

Use Value: ALS family's low internal node capacitance reduces soft-error cross-section; ceramic LCCC minimizes total ionizing dose degradation over mission lifetime.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN54AS74AJ	AS family: higher speed (90 MHz max), higher ICC (10.5 mA typ), tighter timing (tsu = 4.5 ns).	Preferred in high-throughput digital test equipment where propagation delay < 10 ns is required.	Select when clock rates exceed 34 MHz and power budget allows +75% increase per device.
JM38510/37101BCA	Identical ALS74A function and pinout; same J-package (14-pin CDIP); qualified to MIL-PRF-38535 Class B.	Used where board space permits through-hole mounting and legacy CDIP footprint reuse is mandatory.	Choose for drop-in replacement in existing CDIP-based designs-no layout change, same logic behavior.

Compared with 84011012A, SN54AS74AJ trades higher speed and power for improved timing margin, while JM38510/37101BCA offers identical ALS74A functionality in a through-hole CDIP package-enabling legacy system upgrades without PCB redesign.

Availability

84011012A is available at Aetrix Electronics and suitable for avionics sequencing logic, missile guidance state machines, and secure communication controllers requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 84011012A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for aerospace, defense, and industrial markets.

The 84011012A belongs to TI's military logic portfolio, designed specifically for high-integrity digital control in environments demanding extreme temperature resilience, hermetic packaging, and long-term obsolescence mitigation.

FAQ

What is the maximum clock frequency supported by the 84011012A?

The 84011012A supports a maximum clock frequency of 25 MHz when loaded with 50 pF, as specified in the SN54ALS74A characterization data. This value is guaranteed across the full −55°C to 125°C operating range and applies to both flip-flop channels independently under recommended supply (4.5–5.5 V) and load conditions.

Does the 84011012A have a pin-compatible alternative in a through-hole package?

Yes-the JM38510/37101BCA is a pin-compatible, functionally identical SN54ALS74A in a 14-pin ceramic DIP (J package). It shares the same logic behavior, timing specs, and military temperature rating, enabling direct substitution in legacy through-hole designs without PCB modification.

What is the purpose of the NC pins on the 84011012A LCCC package?

The 84011012A has seven NC (No Connect) pins (2, 4, 7, 9, 19, 20, and one unmarked internal terminal). Per TI's SDAS143C datasheet, these pins are not bonded internally and must remain unconnected-no grounding, pulling, or routing is permitted, as it may compromise hermetic seal integrity or cause parasitic coupling.

Can the 84011012A operate reliably at 3.3 V supply?

No-the 84011012A is specified only for 4.5 V to 5.5 V operation. Its ALS TTL input thresholds (VIH = 2.0 V, VIL = 0.7 V) and output drive characteristics are optimized for 5 V rails. Operation below 4.5 V violates recommended conditions and risks failure to meet timing, noise margin, or output swing specifications.

How does the 84011012A handle simultaneous assertion of PRE and CLR?

When both PRE and CLR are low, the 84011012A enters a nonstable state: outputs Q and Q̅ both go high, violating standard logic levels. TI explicitly notes this condition is unspecified for VOH compliance and does not persist-outputs revert to normal operation once either PRE or CLR returns high, following standard flip-flop behavior.

84011012A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Function:: -

Type:: -

Output Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Clock Frequency:: -

Max Propagation Delay @ V, Max CL:: -

Trigger Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Current - Quiescent (Iq):: -

Input Capacitance:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

84011012A FAQ

1.How can I place an order for 84011012A through Aetrix?

Please submit a Request for Quotation (RFQ) for 84011012A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 84011012A reliable?

The price and inventory of 84011012A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 84011012A is usually 5 days.

3.What payment methods are accepted for 84011012A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 84011012A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 84011012A?

84011012A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 84011012A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 84011012A?

For technical support, including 84011012A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 84011012A requirements.

6.How does Aetrix verify that 84011012A is sourced from the original manufacturer or authorized distributors?

All 84011012A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 84011012A meets industry standards.

7.What is the process for return or replacement of 84011012A?

All 84011012A units undergo pre-shipment inspection (PSI). If there is an issue with 84011012A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 84011012A part is unused and in its original packaging.

Return procedure for 84011012A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…