My Inquiry
My Account
NXP Semiconductors 88W8987-A2-NYEA/AK
- Part No.:
- 88W8987-A2-NYEA/AK
- Manufacturer:
- NXP Semiconductors
- Category:
- RF Transceiver ICs
- Package:
- 68-VFQFN Exposed Pad
- Datasheet:
-
88W8987-A2-NYEA/AK.pdf
- Description:
- IC RF TXRX BLE 68HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,111
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
88W8987-A2-NYEA/AK from NXP Semiconductors is a dual-band 2.4/5 GHz Wi-Fi 5 (802.11ac) and Bluetooth 5.2 System-on-Chip (SoC), supporting simultaneous independent operation at up to 433 Mbit/s (MCS9, 80 MHz), with integrated SDIO 3.0 and UART host interfaces, AES/GCMP/WAPI security, and 802.11mc indoor positioning - deployed in smartphones, tablets, and IoT gateways.
For engineers reviewing the 88W8987-A2-NYEA/AK datasheet, 88W8987-A2-NYEA/AK pinout, 88W8987-A2-NYEA/AK application, or 88W8987-A2-NYEA/AK equivalent, key selection considerations include QFN-68 package compatibility, 2.2/1.8/1.1 V supply sequencing, coexistence arbitration between Wi-Fi and Bluetooth, and support for extended temperature range (–30 to 85°C).
Technical Context
The 88W8987-A2-NYEA/AK implements two independent ARM-based CPUs-one for Wi-Fi MAC/baseband and one for Bluetooth baseband-enabling true concurrent operation without resource contention. Its direct-conversion RF architecture eliminates external SAW filters, while integrated fractional-N synthesizers support precise channel tuning across 2.4 GHz and 5 GHz bands.
It features hardware-accelerated 802.11ac beamforming (explicit and MU-MIMO beamformee), LDPC coding, 256-QAM modulation, and DFS radar detection compliant with Japan W53/W56 requirements. Coexistence is managed internally via dedicated arbitration logic, not requiring external control signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Wi-Fi Standard | IEEE 802.11ac Wave 2, 1×1 MIMO, up to MCS9 (433 Mbit/s @ 80 MHz) |
| Bluetooth Version | Bluetooth 5.2 with dual-mode Classic + LE, including 2 Mbit/s LE and Secure Connections |
| Host Interface | SDIO 3.0 (4-bit, up to 208 MHz) and high-speed UART for separate Wi-Fi/Bluetooth transport |
| Supply Voltages | 2.2 V (VIO), 1.8 V (AVDD18), 1.1 V (VCORE) - enabling low-power operation with DVSC control |
| Operating Temp | Extended range: –30 °C to +85 °C - validated for consumer mobile and industrial gateway use |
| Package | 68-pin HVQFN, 8 × 8 × 0.85 mm, 0.4 mm pitch, wettable flanks - compatible with standard reflow and optical inspection |
| Security | AES-CCMP, AES-GCMP, AES-CMAC, and WAPI - full 802.11i compliance for enterprise-grade data protection |
Pinout & Package
68-pin HVQFN package (8 × 8 × 0.85 mm, 0.4 mm pitch) with wettable flanks for reliable solder joint inspection. Includes exposed thermal pad (EPAD, Pin 69) for enhanced thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RF_TR_2 | Wi-Fi 2.4 GHz Tx/Rx antenna interface | Direct connection to 2.4 GHz front-end switch or diplexer; supports shared-path configuration with Bluetooth in eWLP variant |
| RF_TR_5 | Wi-Fi 5 GHz Tx/Rx antenna interface | Dedicated 5 GHz path; enables simultaneous dual-band operation without frequency conflict |
| BRF_ANT | Bluetooth RF antenna interface | Single-ended Tx/Rx path for Bluetooth 5.2; isolated from Wi-Fi paths in QFN package to minimize interference |
| SD_DAT[3:0] | SDIO 3.0 data bus | 4-bit bidirectional data interface operating up to 208 MHz - enables high-throughput firmware updates and packet transfers |
| PDn | Power-down control input | Active-low signal initiating hardware power-down sequence; retains state in deep sleep modes |
| XTAL_IN / XTAL_OUT | Crystal oscillator interface | Supports 26 MHz or 40 MHz fundamental-mode crystal; internal oscillator circuitry eliminates need for external buffer |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous Wi-Fi + Bluetooth operation | Independent ARM CPUs and hardware coexistence arbitration eliminate software scheduling latency and guarantee real-time throughput for both radios |
| 802.11mc indoor positioning | Hardware-accelerated fine timing measurement (FTM) enables sub-meter location accuracy without host CPU overhead |
| DFS radar detection | Enhanced AGC and pulse classification meet Japan W53/W56 regulatory requirements for 5 GHz unlicensed band operation |
| Digital voltage scaling (DVSC) | Two programmable DVSC outputs (DVSC[1:0]) dynamically adjust core voltage during low-activity periods, reducing active power by >30% |
| PCM audio interface | Configurable 8/16-bit, 4-slot PCM supports hardware-accelerated SCO/eSCO voice processing with PPEC algorithm for wideband speech (WBS) |
Applications
| Smartphones & Tablets | Personal Computing Systems |
|---|---|
Use Scenario: Integrated wireless connectivity in thin-profile mobile devices requiring minimal PCB area and thermal footprint. IC Role / Device Role / Timing Role: Dual-radio SoC handling concurrent Wi-Fi 5 data offload and Bluetooth 5.2 peripheral pairing with hardware coexistence arbitration. Use Value: Eliminates discrete Wi-Fi + BT chipsets, reducing BOM count by 2 and saving ≥12 mm² PCB area versus discrete solutions. | Use Scenario: Low-latency wireless tethering and hotspot functionality in notebooks and ultrabooks with strict power budgets. IC Role / Device Role / Timing Role: Wi-Fi 5 MAC/baseband and Bluetooth 5.2 baseband operate on independent CPUs, enabling parallel AP + client mode and BLE beaconing. Use Value: Supports 802.11r fast roaming and 802.11u Hotspot 2.0 - cuts handoff time to <50 ms and enables seamless carrier-grade Wi-Fi offload. |
| Wireless Home Audio/Video | IoT Gateways & Mobile Routers |
Use Scenario: Multi-room audio streaming and synchronized video playback across heterogeneous speaker and display ecosystems. IC Role / Device Role / Timing Role: PCM interface delivers hardware-accelerated wideband speech (WBS) and eSCO link management for low-jitter audio transport. Use Value: Enables native A2DP + HFP dual-role operation with <15 ms audio latency and no host-side DSP required. | Use Scenario: Compact, battery-backed residential or portable gateways aggregating Zigbee/Z-Wave sensors via BLE and backhauling via Wi-Fi 5. IC Role / Device Role / Timing Role: Simultaneous BLE peripheral scanning (Observer/Central) and Wi-Fi infrastructure client operation under single power domain. Use Value: Reduces gateway standby current to <15 µA using DVSC-controlled sleep modes and external sleep clock option. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-band Wi-Fi + Bluetooth SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 88W8997-A1-NYEA/AK | Same family, upgraded to Wi-Fi 6 (802.11ax) with 2×2 MIMO and OFDMA; larger 80-pin QFN package | Requires PCB redesign for pin count, layout, and power delivery; supports higher throughput but increases cost and complexity | Select only when Wi-Fi 6 features (target wake time, BSS coloring) are mandatory and board space allows 80-pin footprint |
| BCM4375B1KMLG | Cypress (Infineon) 2.4/5 GHz Wi-Fi 5 + BT 5.0 SoC; 68-pin QFN, SDIO 3.0, but lacks 802.11mc and Japan DFS compliance | No hardware indoor positioning or W53/W56 radar detection - unsuitable for Japanese market deployments | Consider for cost-sensitive designs where indoor location and regional DFS are not required |
Compared with 88W8997-A1-NYEA/AK and BCM4375B1KMLG, the 88W8987-A2-NYEA/AK provides optimal balance of Wi-Fi 5 performance, Bluetooth 5.2 feature depth, and regulatory readiness - especially for extended-temperature consumer and gateway applications where pin-compatible upgrade paths are not needed.
Availability
88W8987-A2-NYEA/AK is available at Aetrix Electronics and suitable for smartphones, IoT gateways, and personal computing systems requiring stable component supply, extended temperature operation (–30 to 85°C), and long-term lifecycle support.
Supply support for 88W8987-A2-NYEA/AK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and consumer applications, with deep expertise in wireless SoCs and RF system integration.
The 88W8987 product line was designed specifically for ultra-compact, low-power dual-radio integration in mobile and edge-connected devices - emphasizing coexistence robustness, regulatory compliance (including Japan DFS), and hardware-accelerated features like 802.11mc positioning.
FAQ
What is the operating temperature range supported by the 88W8987-A2-NYEA/AK?
The 88W8987-A2-NYEA/AK is rated for extended temperature operation from –30 °C to +85 °C, as confirmed in the official short data sheet Rev. 6. This range supports deployment in consumer smartphones, tablets, and residential IoT gateways where ambient conditions exceed commercial-grade limits but do not require full industrial –40 °C specification. The device maintains full 802.11ac and Bluetooth 5.2 functionality across this range without derating.
Does the 88W8987-A2-NYEA/AK support Wi-Fi 6 (802.11ax) or only Wi-Fi 5?
The 88W8987-A2-NYEA/AK supports IEEE 802.11ac (Wi-Fi 5) only - specifically Wave 2 with MCS9 (433 Mbit/s) at 80 MHz bandwidth. It does not implement 802.11ax features such as OFDMA, MU-MIMO DL/UL, or target wake time. For Wi-Fi 6 capability, NXP offers the pin-incompatible 88W8997-A1-NYEA/AK, which requires PCB redesign and firmware migration.
How many antennas does the 88W8987-A2-NYEA/AK require for full dual-band operation?
The 88W8987-A2-NYEA/AK supports both 1-antenna (shared-path) and 2-antenna (separate-path) configurations. In its QFN package (which applies to 88W8987-A2-NYEA/AK), it uses two dedicated RF interfaces: RF_TR_2 for 2.4 GHz Wi-Fi/Bluetooth and RF_TR_5 for 5 GHz Wi-Fi - requiring two antennas or a diplexer-based single-antenna solution. Antenna count is determined by front-end design, not SoC limitation.
Is the 88W8987-A2-NYEA/AK pin-compatible with other variants in the 88W8987 family?
No - the 88W8987-A2-NYEA/AK is not pin-compatible with eWLP-package variants (e.g., 88W8987-A2-EAHE/AZ), which use an 83-bump grid and different RF pin assignments (e.g., RF_RX_5, RF_TX_5, RF_TR_2/BRF_ANT). Even within QFN variants, temperature codes (E vs I) and packing formats (AK vs AZ) share identical pinouts, but cross-package compatibility is not supported due to fundamental differences in RF routing, power domains, and bump-to-pad mapping.
What host processor interfaces does the 88W8987-A2-NYEA/AK provide for Wi-Fi and Bluetooth connectivity?
The 88W8987-A2-NYEA/AK provides SDIO 3.0 (4-bit, up to 208 MHz) for Wi-Fi and either SDIO 3.0 or high-speed UART for Bluetooth - allowing flexible partitioning. Both interfaces operate independently, enabling simultaneous Wi-Fi data transfer and Bluetooth audio streaming without bandwidth contention. The UART interface supports standard HCI transport, while SDIO uses NXP's proprietary SDIO-HCI layer for optimized throughput.
88W8987-A2-NYEA/AK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 68-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx Only
- RF Family/Standard:
- Bluetooth, WiFi
- Protocol:
- 802.11a/b/g/-c, Bluetooth v5.2
- Modulation:
- 4-DQPSK, 16-QAM, 64-QAM, 265-QAM, BPSK, GFSK, OFDM, QPSK
- Frequency:
- 2.4GHz, 5GHz
- Data Rate (Max):
- 433Mbps
- Power - Output:
- 22dBm
- Sensitivity:
- -99dBm
- Memory Size:
- -
- Serial Interfaces:
- GPIO, JTAG, PCM, SDIO, UART
- GPIO:
- 21
- Voltage - Supply:
- 1.1V, 1.8V, 2.2V
- Current - Receiving:
- 38mA ~ 82mA
- Current - Transmitting:
- 79mA ~ 145mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 68-HVQFN (8x8)
88W8987-A2-NYEA/AK FAQ
1.How can I place an order for 88W8987-A2-NYEA/AK through Aetrix?
Please submit a Request for Quotation (RFQ) for 88W8987-A2-NYEA/AK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 88W8987-A2-NYEA/AK reliable?
The price and inventory of 88W8987-A2-NYEA/AK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 88W8987-A2-NYEA/AK is usually 5 days.
3.What payment methods are accepted for 88W8987-A2-NYEA/AK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 88W8987-A2-NYEA/AK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 88W8987-A2-NYEA/AK?
88W8987-A2-NYEA/AK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 88W8987-A2-NYEA/AK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 88W8987-A2-NYEA/AK?
For technical support, including 88W8987-A2-NYEA/AK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 88W8987-A2-NYEA/AK requirements.
6.How does Aetrix verify that 88W8987-A2-NYEA/AK is sourced from the original manufacturer or authorized distributors?
All 88W8987-A2-NYEA/AK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 88W8987-A2-NYEA/AK meets industry standards.
7.What is the process for return or replacement of 88W8987-A2-NYEA/AK?
All 88W8987-A2-NYEA/AK units undergo pre-shipment inspection (PSI). If there is an issue with 88W8987-A2-NYEA/AK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 88W8987-A2-NYEA/AK part is unused and in its original packaging.
Return procedure for 88W8987-A2-NYEA/AK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
88W8987-A2-NYEA/AK Tags
-
ESP32-D0WD-V3
Espressif Systems
-
ESP8266EX
Espressif Systems
-
ESP32-S3
Espressif Systems
-
NRF24L01P-R7
Nordic Semiconductor ASA
-
NRF24L01P-R
Nordic Semiconductor ASA
-
ESP32-U4WDH
Espressif Systems
-
DA14531-00000OG2
Renesas
-
ESP32-C6FH4
Espressif Systems
-
DA14531-00000FX2
Renesas
-
NRF24L01P-T
Nordic Semiconductor ASA
-
NRF52810-QCAA-R
Nordic Semiconductor ASA
-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
