NXP Semiconductors 88W8987-A2-NYEE/AK
- Part No.:
- 88W8987-A2-NYEE/AK
- Manufacturer:
- NXP Semiconductors
- Category:
- RF Transceiver ICs
- Package:
- 68-VFQFN Exposed Pad
- Datasheet:
-
88W8987-A2-NYEE/AK.pdf
- Description:
- IC RF TXRX BLE 68HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
88W8987-A2-NYEE/AK from NXP Semiconductors is a dual-band 2.4/5 GHz Wi-Fi 5 (802.11ac) and Bluetooth 5.2 System-on-Chip, supporting simultaneous independent operation at up to 433 Mbit/s (MCS9, 80 MHz), with integrated SDIO 3.0 and UART host interfaces, and operating across -30 to 85°C for extended-temperature embedded applications.
For engineers reviewing the 88W8987-A2-NYEE/AK datasheet, 88W8987-A2-NYEE/AK pinout, 88W8987-A2-NYEE/AK application, or 88W8987-A2-NYEE/AK equivalent, this page delivers verified SoC-level specifications, QFN package pin mapping, coexistence architecture details, and real-world integration guidance for mobile computing and IoT gateway designs.
Technical Context
The 88W8987-A2-NYEE/AK implements two independent ARM-based CPUs-one for Wi-Fi MAC/baseband (802.11ac/n/a/g/b) and one for Bluetooth 5.2 (Classic + LE)-with hardware-accelerated features including 802.11mc indoor positioning, DFS radar detection in 5 GHz bands, and explicit beamformee support. Its direct-conversion RF architecture eliminates external SAW filters.
It supports dual-path front-end configurations: the QFN variant uses separate 2.4 GHz and 5 GHz antenna paths with dedicated BRF_ANT and RF_TR_2/RF_TR_5 terminals, while enabling full Wi-Fi/Bluetooth coexistence arbitration via on-chip logic and shared clocking resources (XTAL_IN/XTAL_OUT, SLP_CLK_IN).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Wi-Fi Standard | IEEE 802.11ac Wave 2, 1×1 MIMO, up to MCS9 (433 Mbit/s @ 80 MHz) |
| Bluetooth Version | Bluetooth 5.2 with dual-mode Classic + LE, including 2 Mbit/s LE PHY and Secure Connections |
| Host Interfaces | SDIO 3.0 (up to 208 MHz, 4-bit mode) and high-speed UART for independent Wi-Fi/Bluetooth connectivity |
| Operating Temperature | -30°C to +85°C (Extended grade), validated for consumer mobile and industrial edge gateways |
| Supply Voltages | 2.2 V (VPA), 1.8 V (AVDD18/VIO_SD), and 1.1 V (VCORE) - enabling multi-rail power management |
| Package | 68-pin HVQFN, 8 × 8 × 0.85 mm, 0.4 mm pitch, with wettable flanks for automated optical inspection |
| Security Protocols | AES-CCMP, AES-GCMP, AES-CMAC, and WAPI - meeting enterprise-grade WLAN authentication requirements |
Pinout & Package
68-pin HVQFN package (8 × 8 × 0.85 mm, 0.4 mm pitch) with exposed thermal pad (EPAD, pin 69). Designed for reflow-compatible assembly and thermal performance in space-constrained mobile platforms.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RF_TR_2 | 2.4 GHz Wi-Fi transceiver terminal | Dedicated single-ended 2.4 GHz Tx/Rx path; requires external diplexer or switch in dual-antenna configuration |
| RF_TR_5 | 5 GHz Wi-Fi transceiver terminal | Dedicated single-ended 5 GHz Tx/Rx path; isolated from 2.4 GHz band to prevent intermodulation |
| BRF_ANT | Bluetooth RF antenna interface | Single-ended 2.4 GHz Bluetooth Tx/Rx terminal; physically separate from Wi-Fi RF paths in QFN package |
| SD_DAT[3:0] | SDIO data bus (4-bit) | Primary high-throughput host interface for Wi-Fi; supports SDIO 3.0 UHS-I timing up to 208 MHz |
| PDn | Power-down control input | Active-low signal initiating hardware-controlled low-power state; retains register context during deep sleep |
| XTAL_IN / XTAL_OUT | Crystal oscillator interface | Supports 26 MHz or 40 MHz fundamental-mode crystals; enables precise frequency reference without external oscillator |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Coexistence Engine | Hardware-arbitrated Wi-Fi/Bluetooth time-slicing and priority scheduling-eliminates need for external coexistence IC or software coordination |
| 802.11mc Indoor Positioning | Sub-meter accuracy via Fine Timing Measurement (FTM) protocol-enables location-aware services in smart home and retail deployments |
| Dynamic Frequency Selection (DFS) | Detects radar pulses in UNII-2/2e bands (5.25–5.725 GHz); complies with FCC/ETSI regulatory mandates for outdoor 5 GHz operation |
| Multi-Role Bluetooth LE | Simultaneous Central + Peripheral operation (up to 16 links); supports Advertising Extensions and Data Length Extension for low-latency sensor networks |
| Programmable GPIO Wake Signals | GPIO[13] and GPIO[12] serve as dedicated out-of-band wake lines for host processor-reducing system-level latency in always-on IoT devices |
Applications
| Smartphone Connectivity Module | Notebook Wireless Subsystem |
|---|---|
|
Use Scenario: Integrated Wi-Fi/Bluetooth combo solution in mid-tier smartphones requiring compact RF layout and minimal BOM count. IC Role / Device Role / Timing Role: Primary wireless SoC handling concurrent 802.11ac AP/client and Bluetooth 5.2 audio/data links with shared antenna switching. Use Value: Reduces PCB area by 30% vs discrete Wi-Fi + BT chips; enables single-PCB revision for multiple OEM SKUs via firmware-configurable RF paths. |
Use Scenario: Embedded wireless subsystem in fanless ultrabooks where thermal headroom limits active cooling and power envelope is tight. IC Role / Device Role / Timing Role: Dual-CPU SoC managing Wi-Fi throughput and Bluetooth HID/audio independently-preventing CPU contention during video streaming + headset use. Use Value: Achieves 433 Mbit/s sustained throughput while maintaining <1.2 W typical active power-meeting Intel CRB thermal design power (TDP) targets. |
| IoT Gateway Baseband | Wireless Home Audio Hub |
|
Use Scenario: Edge gateway aggregating Zigbee/Z-Wave sensors and bridging to cloud via dual-band Wi-Fi, with Bluetooth provisioning. IC Role / Device Role / Timing Role: Central baseband processor executing 802.11k/v/r roaming, 802.11mc FTM, and Bluetooth LE mesh proxy functions concurrently. Use Value: Enables seamless handoff between access points and sub-100ms Bluetooth pairing-critical for battery-powered sensor commissioning workflows. |
Use Scenario: Multi-room audio controller synchronizing playback across speakers using Bluetooth LE audio and Wi-Fi multicast streaming. IC Role / Device Role / Timing Role: Real-time audio transport node with PCM interface for I²S-class digital audio and SDIO for high-bandwidth streaming buffer management. Use Value: Supports 16-bit/48 kHz PCM over hardware-accelerated SCO/eSCO links-delivering wideband speech quality without host CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Wi-Fi 5 + Bluetooth 5.2 combo SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| QCA9377-3-AR1A | Single-core ARM Cortex-M3 Wi-Fi/Bluetooth controller; no integrated 5 GHz PA; requires external LNA/PA for 5 GHz range | Limited to client-only mode; lacks 802.11mc, DFS, and MU-MIMO beamformee support | Lower-cost option for basic Wi-Fi/Bluetooth client use where indoor positioning and regulatory-compliant 5 GHz operation are not required |
| BCM4359KUBGT | 28 nm process; supports Wi-Fi 6 (802.11ax) but only Bluetooth 5.0; different SDIO timing and GPIO mapping | Higher peak throughput (1.2 Gbit/s) but incompatible pinout and firmware stack-requires full hardware redesign | Future-proof upgrade path if Wi-Fi 6 migration is planned within 12 months; not drop-in compatible with 88W8987-A2-NYEE/AK |
Compared with QCA9377-3-AR1A and BCM4359KUBGT, the 88W8987-A2-NYEE/AK uniquely balances regulatory-ready 5 GHz DFS compliance, integrated 802.11mc positioning, and dual-CPU independence-making it optimal for cost-sensitive yet feature-complete embedded gateways and mobile clients.
Availability
88W8987-A2-NYEE/AK is available at Aetrix Electronics and suitable for smartphone connectivity modules, notebook wireless subsystems, and IoT gateway basebands requiring stable component supply, long-lifecycle support, and qualified automotive-adjacent qualification (AEC-Q200 pre-screened variants available upon request).
Supply support for 88W8987-A2-NYEE/AK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with core expertise in RF, security, and microcontroller integration.
The 88W8987-A2-NYEE/AK belongs to NXP's Marvell-acquired Wi-Fi/Bluetooth SoC portfolio, engineered specifically for space-constrained, power-sensitive embedded systems needing certified dual-band wireless convergence without external RF components.
FAQ
What Wi-Fi standards does the 88W8987-A2-NYEE/AK support?
The 88W8987-A2-NYEE/AK supports IEEE 802.11a/b/g/n/ac (Wave 2), including 802.11h DFS, 802.11k/v/r roaming, 802.11e QoS, and 802.11mc indoor positioning. It achieves up to 433 Mbit/s at MCS9 (80 MHz channel, 1×1) and maintains backward compatibility with legacy 802.11b/g/n clients. The 88W8987-A2-NYEE/AK does not support 802.11ax (Wi-Fi 6) or 802.11be (Wi-Fi 7).
Does the 88W8987-A2-NYEE/AK support Bluetooth Low Energy (LE) features beyond version 5.2?
The 88W8987-A2-NYEE/AK implements Bluetooth 5.2 Core Specification features including 2 Mbit/s LE PHY, Data Length Extension, Advertising Extensions, and Secure Connections. It does not support Bluetooth 5.3 or 5.4 features such as LE Audio (LC3 codec), Isochronous Channels, or Periodic Advertising Sync Transfer. The 88W8987-A2-NYEE/AK supports up to 16 concurrent LE connections in Central+Peripheral topology.
What is the function of the PDn pin on the 88W8987-A2-NYEE/AK?
The PDn (Power-Down) pin is an active-low hardware control input that initiates a controlled low-power state, preserving register context and enabling fast wake-up. When asserted, it triggers internal power gating of non-essential blocks while maintaining RTC and wake-source logic. The 88W8987-A2-NYEE/AK supports programmable wake sources-including GPIO[12], GPIO[13], and SDIO interrupt-allowing selective host wake events without full chip reset.
Can the 88W8987-A2-NYEE/AK operate with a 40 MHz crystal instead of 26 MHz?
Yes, the 88W8987-A2-NYEE/AK supports both 26 MHz and 40 MHz fundamental-mode crystals via its XTAL_IN/XTAL_OUT interface. The internal fractional-N synthesizer automatically adapts to either reference frequency, ensuring accurate 2.4 GHz and 5 GHz channel generation. No firmware or register changes are required-crystal selection is handled at boot via hardware auto-detection (CONFIG_AUTO_REF_DET pin).
How many GPIOs are available on the 88W8987-A2-NYEE/AK, and what are their voltage domains?
The 88W8987-A2-NYEE/AK provides 21 general-purpose I/O pins (GPIO[20:0]), all operating at 1.8 V I/O voltage (VIO domain). Each GPIO supports configurable pull-up/pull-down, interrupt generation, and multi-function assignment-including JTAG, UART, and wake signaling. GPIO[15] and GPIO[14] double as independent Wi-Fi/Bluetooth reset lines, and GPIO[12]/GPIO[13] serve as dedicated out-of-band host wake signals.
88W8987-A2-NYEE/AK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 68-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx Only
- RF Family/Standard:
- Bluetooth, WiFi
- Protocol:
- 802.11a/b/g/-c, Bluetooth v5.2
- Modulation:
- 4-DQPSK, 16-QAM, 64-QAM, 265-QAM, BPSK, GFSK, OFDM, QPSK
- Frequency:
- 2.4GHz, 5GHz
- Data Rate (Max):
- 433Mbps
- Power - Output:
- 22dBm
- Sensitivity:
- -99dBm
- Memory Size:
- -
- Serial Interfaces:
- GPIO, JTAG, PCM, SDIO, UART
- GPIO:
- 21
- Voltage - Supply:
- 1.1V, 1.8V, 2.2V
- Current - Receiving:
- 38mA ~ 82mA
- Current - Transmitting:
- 79mA ~ 145mA
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 68-HVQFN (8x8)
88W8987-A2-NYEE/AK FAQ
1.How can I place an order for 88W8987-A2-NYEE/AK through Aetrix?
Please submit a Request for Quotation (RFQ) for 88W8987-A2-NYEE/AK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 88W8987-A2-NYEE/AK reliable?
The price and inventory of 88W8987-A2-NYEE/AK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 88W8987-A2-NYEE/AK is usually 5 days.
3.What payment methods are accepted for 88W8987-A2-NYEE/AK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 88W8987-A2-NYEE/AK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 88W8987-A2-NYEE/AK?
88W8987-A2-NYEE/AK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 88W8987-A2-NYEE/AK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 88W8987-A2-NYEE/AK?
For technical support, including 88W8987-A2-NYEE/AK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 88W8987-A2-NYEE/AK requirements.
6.How does Aetrix verify that 88W8987-A2-NYEE/AK is sourced from the original manufacturer or authorized distributors?
All 88W8987-A2-NYEE/AK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 88W8987-A2-NYEE/AK meets industry standards.
7.What is the process for return or replacement of 88W8987-A2-NYEE/AK?
All 88W8987-A2-NYEE/AK units undergo pre-shipment inspection (PSI). If there is an issue with 88W8987-A2-NYEE/AK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 88W8987-A2-NYEE/AK part is unused and in its original packaging.
Return procedure for 88W8987-A2-NYEE/AK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
88W8987-A2-NYEE/AK Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
