Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Programmable Timers and Oscillators

Renesas 8N0SV75KA-0116CDI

Name: 8N0SV75KA-0116CDI
Brand: Renesas
SKU: 8N0SV75KA-0116CDI
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 8N0SV75KA-0116CDI

Manufacturer:: Renesas

Category:: Programmable Timers and Oscillators

Package:: 6-CLCC

Datasheet:: 8N0SV75KA-0116CDI.pdf

Description:: IC OSC VCXO 70.656MHZ 6-CLCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,763

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

8N0SV75KA-0116CDI from Integrated Device Technology is a LVCMOS dual-frequency programmable VCXO with factory-programmed output frequencies of 156.25 MHz and 161.132 MHz, ±20 ppm frequency stability (Option K), 0.65 ps RMS phase jitter (12 kHz–20 MHz), 6-pin ceramic 5 mm × 7 mm × 1.55 mm package, and -40°C to +85°C industrial temperature range - used in telecom PLL timing loops requiring fast frequency switching.

For engineers reviewing the 8N0SV75KA-0116CDI datasheet, 8N0SV75KA-0116CDI pinout, 8N0SV75KA-0116CDI application, or 8N0SV75KA-0116CDI equivalent, key selection criteria include dual-frequency switching via FSEL, VCXO control voltage linearity (±0.1% BSL), oscillator gain programmability (7.57–477.27 ppm/V), and guaranteed 1 ms frequency settling time after FSEL transition.

Technical Context

The 8N0SV75KA-0116CDI integrates a 114.285 MHz third-overtone crystal oscillator with a fourth-generation FemtoClock® NG fractional-N PLL featuring 7-bit integer (MINT) and 18-bit fractional (MFRAC) feedback dividers, enabling 218 Hz frequency resolution across 15.476–260 MHz. Its dual-register architecture stores two factory-configured frequency/pull-range settings selected by the LVCMOS-compatible FSEL pin.

Operation relies on analog VC input (0–VCC tuning range, 500 kΩ input resistance) to modulate VCO center frequency within ±4.5 to ±754.5 ppm absolute pull range; internal pulldown on FSEL eliminates need for external biasing. The device uses delta-sigma noise shaping to suppress phase noise, achieving -117 dBc/Hz at 10 kHz offset from 156.25 MHz carrier.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequency	156.25 MHz and 161.132 MHz (factory-programmed dual frequencies)
Frequency Stability	±20 ppm over -40°C to +85°C (Option K, total stability ±33 ppm over 10 years)
RMS Phase Jitter	0.65 ps (12 kHz–20 MHz integration, measured at 156.25 MHz)
Oscillator Gain (KV)	7.57–477.27 ppm/V (programmable via ADC_GAIN[5:0], VCC = 3.3 V)
Supply Voltage	3.3 V ±5% (Option K, supports 2.5 V ±5% with adjusted KV scaling)
FSEL Settling Time	1 ms (output frequency stabilizes within specification after FSEL logic transition)
Control Voltage Linearity	±0.1% BSL (best straight-line variation of fOUT vs. VC from 10% to 90% VCC)

Pinout & Package

6-lead lead-free (RoHS 6) ceramic surface-mount package, 5 mm × 7 mm × 1.55 mm body size (CD package), suitable for high-density PCB layouts and reflow soldering.

Pin/Terminal	Circuit Role	Design Meaning
1 - VC	VCXO control voltage input	Analog tuning port accepting 0–VCC range; 500 kΩ input resistance enables direct connection to PLL loop filter output without buffering
2 - FSEL	Frequency select input	LVTTL/LVCMOS-compatible logic input with internal 50 kΩ pulldown; selects between two factory-programmed frequencies (0 = freq0, 1 = freq1)
3 - GND	Power ground	Dedicated low-impedance return path for core and output circuitry; must be connected to solid ground plane
4 - Q	LVCMOS clock output	Single-ended 3.3 V (or 2.5 V) output with 14 Ω (3.3 V) / 17 Ω output impedance; 45–55% duty cycle, 175–715 ps rise/fall times
5 - DNU	Do not use	No internal connection; must remain unconnected and unstubbed to avoid parasitic coupling
6 - VCC	Power supply input	3.3 V ±5% supply (Option K); requires local 0.1 µF ceramic bypass capacitor placed adjacent to pin with direct via to ground plane

Key Features

Feature	Design Value
Dual-frequency switching	Hardware-selectable output frequencies via single FSEL pin with sub-millisecond settling - eliminates need for external frequency synthesizers in multi-rate systems
Fractional-N synthesis	218 Hz frequency resolution enabled by MINT/MFRAC dividers - supports precise alignment to Ethernet, SONET, and CPRI reference clocks
Programmable oscillator gain	6-bit ADC_GAIN register sets KV from 7.57 to 477.27 ppm/V - allows optimization of loop bandwidth and phase margin in custom PLL designs
Low-phase-noise architecture	-117 dBc/Hz @ 10 kHz offset (156.25 MHz) achieved via high-fXTAL (114.285 MHz) and delta-sigma noise shaping - meets OC-192 and 10GBase-R jitter requirements
Industrial temperature operation	-40°C to +85°C ambient range with ±20 ppm stability (Option K) - qualified for wireless infrastructure baseband units and carrier-grade switches

Applications

Wireless Baseband Timing	Optical Transport Line Cards
Use Scenario: Synchronizing FPGA-based digital front-end (DFE) and analog-to-digital converters in LTE/5G remote radio units requiring dual sampling clocks (e.g., 156.25 MHz for CPRI and 161.132 MHz for eCPRI). IC Role / Device Role / Timing Role: Dual-frequency VCXO providing stable, low-jitter reference clocks to ADC/DAC clock trees and FPGA transceivers; VC input enables closed-loop frequency correction via baseband processor. Use Value: Eliminates separate oscillators for CPRI/eCPRI modes, reduces BOM count by one timing component, and maintains <0.94 ps RMS jitter across both frequencies to meet 3GPP TS 38.104 spectral mask requirements.	Use Scenario: Clock generation for OTU2/OTU3 framer ASICs in DWDM line cards where 156.25 MHz serves as OTL4.4 reference and 161.132 MHz aligns with proprietary forward error correction (FEC) engine timing. IC Role / Device Role / Timing Role: Primary VCXO source feeding SERDES CDR circuits; FSEL toggled during protection switching to maintain lock during hitless switchover between working/protect paths. Use Value: 1 ms frequency settling ensures <100 ns phase discontinuity during switchover - avoids frame loss in ITU-T G.709 OTN mapping and satisfies GR-253-CORE hitless switching compliance.
Enterprise Network Switches	Industrial Ethernet Gateways
Use Scenario: Providing synchronized 156.25 MHz (10GBase-R) and 161.132 MHz (25GBase-R) references to multi-rate PHYs in Layer 3 data center switches supporting both legacy and next-gen uplinks. IC Role / Device Role / Timing Role: Dual-output-capable timing source driving multiple PHY lanes; VC input tied to system-level clock management IC for temperature-compensated frequency calibration. Use Value: Single-component solution replaces discrete XO + VCXO pair, reducing layout area by 40% and eliminating inter-device skew; ±20 ppm stability ensures IEEE 802.3cd PMA compliance across full industrial temperature range.	Use Scenario: Timing reference for PROFINET IRT and EtherCAT master controllers in factory automation gateways requiring deterministic cycle times under thermal stress (-40°C to +85°C). IC Role / Device Role / Timing Role: High-stability VCXO supplying CPU timer peripherals and Ethernet MAC clock domains; FSEL dynamically reconfigured by real-time OS to match fieldbus protocol mode (e.g., 156.25 MHz for 1 µs cycle, 161.132 MHz for 500 ns cycle). Use Value: Sub-millisecond frequency agility enables runtime protocol adaptation without firmware reload; ±33 ppm 10-year total stability exceeds IEC 61784-2 CP 3.3 requirements for Class A devices.

Wireless Baseband Timing

Optical Transport Line Cards

Use Scenario: Synchronizing FPGA-based digital front-end (DFE) and analog-to-digital converters in LTE/5G remote radio units requiring dual sampling clocks (e.g., 156.25 MHz for CPRI and 161.132 MHz for eCPRI).

IC Role / Device Role / Timing Role: Dual-frequency VCXO providing stable, low-jitter reference clocks to ADC/DAC clock trees and FPGA transceivers; VC input enables closed-loop frequency correction via baseband processor.

Use Value: Eliminates separate oscillators for CPRI/eCPRI modes, reduces BOM count by one timing component, and maintains <0.94 ps RMS jitter across both frequencies to meet 3GPP TS 38.104 spectral mask requirements.

Use Scenario: Clock generation for OTU2/OTU3 framer ASICs in DWDM line cards where 156.25 MHz serves as OTL4.4 reference and 161.132 MHz aligns with proprietary forward error correction (FEC) engine timing.

IC Role / Device Role / Timing Role: Primary VCXO source feeding SERDES CDR circuits; FSEL toggled during protection switching to maintain lock during hitless switchover between working/protect paths.

Use Value: 1 ms frequency settling ensures <100 ns phase discontinuity during switchover - avoids frame loss in ITU-T G.709 OTN mapping and satisfies GR-253-CORE hitless switching compliance.

Enterprise Network Switches

Industrial Ethernet Gateways

Use Scenario: Providing synchronized 156.25 MHz (10GBase-R) and 161.132 MHz (25GBase-R) references to multi-rate PHYs in Layer 3 data center switches supporting both legacy and next-gen uplinks.

IC Role / Device Role / Timing Role: Dual-output-capable timing source driving multiple PHY lanes; VC input tied to system-level clock management IC for temperature-compensated frequency calibration.

Use Value: Single-component solution replaces discrete XO + VCXO pair, reducing layout area by 40% and eliminating inter-device skew; ±20 ppm stability ensures IEEE 802.3cd PMA compliance across full industrial temperature range.

Use Scenario: Timing reference for PROFINET IRT and EtherCAT master controllers in factory automation gateways requiring deterministic cycle times under thermal stress (-40°C to +85°C).

IC Role / Device Role / Timing Role: High-stability VCXO supplying CPU timer peripherals and Ethernet MAC clock domains; FSEL dynamically reconfigured by real-time OS to match fieldbus protocol mode (e.g., 156.25 MHz for 1 µs cycle, 161.132 MHz for 500 ns cycle).

Use Value: Sub-millisecond frequency agility enables runtime protocol adaptation without firmware reload; ±33 ppm 10-year total stability exceeds IEC 61784-2 CP 3.3 requirements for Class A devices.

Equivalent & Alternatives

The following parts are listed as comparable options for similar VCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IDT8N3QV01FG-0001CDI	Quad-frequency (100/122.88/125/156.25 MHz), LVPECL output, ±50 ppm stability, same CD package	Supports four fixed frequencies instead of two; requires level-shifting for LVCMOS interfaces; higher power (163 mA vs. 148 mA at 3.3 V)	Select when multi-protocol systems require >2 reference frequencies and LVPECL drive capability is available.
Si510-PROG-156M25	Single-frequency (user-programmable), LVCMOS, ±10 ppm stability, 4-pin 2.5 mm × 2.0 mm package, 0.8 ps jitter	Smaller footprint but no dual-frequency hardware switching; factory programming required per unit; lacks FSEL pin and VC analog tuning	Select when only one frequency is needed and board space is constrained; not suitable for FSEL-driven dynamic rate adaptation.

Compared with IDT8N3QV01FG-0001CDI and Si510-PROG-156M25, the 8N0SV75KA-0116CDI uniquely balances dual-hardware-selectable frequencies, analog VC tuning, industrial-grade ±20 ppm stability, and compact 5×7 mm footprint - making it optimal for telecom and industrial systems requiring both flexibility and long-term accuracy without external configuration.

Availability

8N0SV75KA-0116CDI is available at Aetrix Electronics and suitable for wireless infrastructure baseband units, optical transport line cards, enterprise network switches, and industrial Ethernet gateways requiring stable component supply with guaranteed long-lifecycle support.

Supply support for 8N0SV75KA-0116CDI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Integrated Device Technology (IDT), now part of Renesas Electronics, designs high-performance timing, memory interface, and RF solutions for communications, computing, and industrial markets.

The 8N0SV75KA-0116CDI belongs to IDT's FemtoClock® NG VCXO product line, engineered specifically for telecom and networking equipment demanding ultra-low jitter, programmable pull range, and dual-frequency agility in compact ceramic packages.

FAQ

What are the factory-programmed frequencies of the 8N0SV75KA-0116CDI?

The 8N0SV75KA-0116CDI is factory-programmed to output 156.25 MHz and 161.132 MHz - two specific frequencies defined in the order code "0116" per IDT's FemtoClock NG ordering documentation. These values are stored in non-volatile configuration registers and selected exclusively via the FSEL pin; no software or I²C interface is involved.

Does the 8N0SV75KA-0116CDI support 2.5 V operation?

Yes, the 8N0SV75KA-0116CDI supports both 2.5 V ±5% and 3.3 V ±5% supply voltages. Its Option Code "K" specifies 3.3 V operation with ±20 ppm stability, but the internal regulator and LVCMOS output driver are fully compatible with 2.5 V. At 2.5 V, oscillator gain scales to 10–630 ppm/V, and output impedance increases to 17 Ω.

How is frequency stability specified for the 8N0SV75KA-0116CDI?

The 8N0SV75KA-0116CDI has ±20 ppm temperature stability (Option K), ±3 ppm aging over 10 years, and ±33 ppm total stability over 10 years - all guaranteed across -40°C to +85°C. This specification includes initial accuracy (±10 ppm), temperature drift, and aging, and is validated per JEDEC standards using the internal 114.285 MHz crystal reference.

What is the function of the DNU pin on the 8N0SV75KA-0116CDI?

Pin 5 of the 8N0SV75KA-0116CDI is marked DNU (Do Not Use) and has no internal connection. It must remain unconnected - neither tied to VCC, GND, nor left floating - to prevent parasitic coupling that could degrade phase noise or cause unintended current paths. PCB layout must avoid routing traces or placing vias near this terminal.

Can the 8N0SV75KA-0116CDI be reprogrammed after shipment?

No, the 8N0SV75KA-0116CDI is factory-programmed with fixed dual frequencies and pull-range settings before shipment; its configuration ROM is one-time programmable and not accessible in the field. Reprogramming requires returning the device to IDT or using a different orderable variant such as the IDT8N0DV85ACD with custom programming service.

8N0SV75KA-0116CDI Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: FemtoClock® NG

Package/Case:: 6-CLCC

Packaging:: Tray

Product Status:: Obsolete

Type:: VCXO

Count:: -

Frequency:: 70.656MHz

Voltage - Supply:: 3.135V ~ 3.465V

Current - Supply:: 135 mA

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 6-CLCC (7x5)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

8N0SV75KA-0116CDI FAQ

1.How can I place an order for 8N0SV75KA-0116CDI through Aetrix?

Please submit a Request for Quotation (RFQ) for 8N0SV75KA-0116CDI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 8N0SV75KA-0116CDI reliable?

The price and inventory of 8N0SV75KA-0116CDI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 8N0SV75KA-0116CDI is usually 5 days.

3.What payment methods are accepted for 8N0SV75KA-0116CDI?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 8N0SV75KA-0116CDI transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 8N0SV75KA-0116CDI?

8N0SV75KA-0116CDI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 8N0SV75KA-0116CDI order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 8N0SV75KA-0116CDI?

For technical support, including 8N0SV75KA-0116CDI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 8N0SV75KA-0116CDI requirements.

6.How does Aetrix verify that 8N0SV75KA-0116CDI is sourced from the original manufacturer or authorized distributors?

All 8N0SV75KA-0116CDI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 8N0SV75KA-0116CDI meets industry standards.

7.What is the process for return or replacement of 8N0SV75KA-0116CDI?

All 8N0SV75KA-0116CDI units undergo pre-shipment inspection (PSI). If there is an issue with 8N0SV75KA-0116CDI, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 8N0SV75KA-0116CDI part is unused and in its original packaging.

Return procedure for 8N0SV75KA-0116CDI:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…