Microchip Technology 93AA46A-I/P
- Part No.:
- 93AA46A-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93AA46A-I/P.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93AA46A-I/P from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 1.8–5.5 V supply range, and industrial temperature rating (–40°C to +85°C). It features self-timed erase/write cycles, automatic erase-all-before-write-all (ERAL/WRAL), and Ready/Busy status signaling via DO pin. Used for nonvolatile parameter storage in embedded controllers, sensor calibration modules, and power management ICs.
For engineers reviewing the 93AA46A-I/P datasheet, 93AA46A-I/P pinout, 93AA46A-I/P application, or 93AA46A-I/P equivalent, key selection criteria include its dedicated 8-bit organization (no ORG pin), PDIP-8 package, 1 million erase/write endurance, >200-year data retention, and compatibility with low-power microcontroller SPI-like serial masters requiring hardware-level write protection and status polling.
Technical Context
The 93AA46A-I/P implements a synchronous serial Microwire protocol with start-bit detection, opcode-driven instruction set (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS), and clock-synchronized data transfer on rising CLK edges. All operations are initiated by CS high-to-low transitions followed by precise clocked bit sequences.
It uses internal auto-erase-before-write logic and power-on reset circuitry that inhibits programming below 1.5 V. The device powers up in EWDS (Erase/Write Disable) mode, requiring explicit EWEN before any erase or write - a hardware-enforced safety mechanism independent of software state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 words × 8 bits); fixed x8 organization eliminates external ORG pin routing and simplifies firmware address handling. |
| VCC range | 1.8 V to 5.5 V; supports direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers without level shifters. |
| Endurance | 1,000,000 erase/write cycles; enables reliable field-updatable configuration storage in devices with frequent recalibration or logging. |
| Data retention | >200 years at 25°C; ensures long-term validity of stored calibration coefficients or security keys across product lifetime. |
| Write cycle time | 6 ms typical (TWC); deterministic timing allows precise host CPU scheduling without polling overhead during writes. |
| Interface | 3-wire Microwire (CS, CLK, DI/DO); reduces PCB trace count vs. SPI and avoids MISO/MOSI pin duplication in space-constrained designs. |
| Temp range | Industrial: –40°C to +85°C; qualified for use in industrial automation, metering, and automotive body electronics. |
Pinout & Package
93AA46A-I/P is supplied in an 8-lead PDIP (Plastic Dual In-line Package) with 0.3-inch body width and through-hole mounting. Pin 1 is marked by laser dot or notch; package is RoHS-compliant with matte tin (Pb-free) finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held ≥250 ns low between instructions; controls entry into Standby mode when low. |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcodes, addresses, and data; stoppable at any point for master flexibility. |
| 3 (DI) | Data Input | Receives Start bit, opcodes, addresses, and write data; tied to DO only with series resistor to prevent bus conflict during read dummy-zero. |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS goes low; requires CS high ≥250 ns to sample status. |
| 5 (VSS) | Ground | Reference return path for all signals; must be low-impedance connection to minimize noise coupling into serial interface. |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS/VCC per layout best practice - no functional role. |
| 7 (NC) | No Connect | Same as Pin 6; dual NC pins accommodate family pinout compatibility across A/B/C variants. |
| 8 (VCC) | Power Supply | 1.8–5.5 V input; includes internal voltage detect (VPOR ≈1.5 V) that blocks all operations below threshold for data integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control or timeout loops - host only waits for DO status or fixed 6 ms max delay. |
| Automatic ERAL before WRAL | Guarantees full-array write success without separate erase command; simplifies firmware and prevents partial-write corruption. |
| Power-on/off data protection | Hardware lockout below 1.5 V prevents inadvertent writes during brown-out or power ramp; no software intervention required. |
| EWEN/EWDS security commands | Enables runtime write-enable/disable - critical for preventing accidental overwrites during debug or field updates. |
| Sequential read mode | Allows continuous reading across memory addresses with single CS assertion, reducing transaction overhead in configuration dumps. |
Applications
| Smart Sensor Calibration | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables in MEMS pressure sensors. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during power-up initialization and runtime correction routines. Use Value: Enables one-time calibration at production test; eliminates need for external trim pots or reprogramming during field deployment. | Use Scenario: Holding user-defined I/O mapping, PID loop parameters, and alarm thresholds in modular programmable logic controllers. IC Role / Device Role / Timing Role: Configuration store updated via HMI or service port; retains settings across AC power loss and firmware upgrades. Use Value: Supports zero-downtime parameter changes without controller reboot; withstands 1M+ field edits over 10+ year service life. |
| Medical Device Settings | Automotive Body Control Module |
Use Scenario: Saving user preferences (e.g., display brightness, alarm volume) and regulatory audit logs in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with write-protection enforced by EWDS after each save. Use Value: Meets IEC 62304 data integrity requirements; >200-year retention ensures log validity across device lifetime. | Use Scenario: Storing seat position memory, mirror fold/unfold profiles, and lighting scene presets in vehicle door modules. IC Role / Device Role / Timing Role: Low-power configuration memory accessed only during ignition-on initialization or button-press events. Use Value: 1.8 V operation enables direct connection to 1.8 V CAN transceiver power rail; eliminates extra LDO for EEPROM supply. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46A-I/P | Same 128×8 architecture but 2.5–5.5 V VCC range; lacks 1.8 V support. | Not suitable for 1.8 V systems; otherwise identical instruction set and timing. | Select if system VCC ≥2.5 V and cost sensitivity outweighs low-voltage capability. |
| AT25010B-PU | 1 Kbit SPI EEPROM (4-wire), 1.8–5.5 V, 20 MHz max clock; no Ready/Busy pin - relies on WIP polling. | Requires additional GPIO for status monitoring; higher throughput but less deterministic timing than Microwire DO status. | Choose when migrating to SPI infrastructure or needing faster random access; verify host driver compatibility with WIP flag. |
Compared with 93LC46A-I/P, the 93AA46A-I/P extends operational voltage down to 1.8 V for ultra-low-power designs, while versus AT25010B-PU it trades SPI speed for simpler 3-wire wiring and hardware-ready/busy signaling - critical for resource-constrained MCUs lacking dedicated SPI status registers.
Availability
93AA46A-I/P is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive body electronics requiring stable component supply, long-term obsolescence management, and RoHS-compliant through-hole assembly.
Supply support for 93AA46A-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93XX series EEPROMs were designed specifically for cost-sensitive, low-power embedded systems needing reliable nonvolatile storage with minimal pin count and robust data integrity - targeting applications where SPI overhead or I²C pull-up constraints are prohibitive.
FAQ
What is the memory organization of the 93AA46A-I/P?
The 93AA46A-I/P has a fixed 128 × 8-bit (1 Kbit) organization with no ORG pin. Unlike 'C' variants, it does not support word-size selection - all communication is strictly 8-bit serial, simplifying firmware development and eliminating external ORG pin routing. This is confirmed in the Device Selection Table and Pin Function Table of DS20001749K.
Does the 93AA46A-I/P require an external pull-up resistor on the DO pin?
No - the 93AA46A-I/P DO pin is actively driven during READ and Ready/Busy status reporting, and enters High-Z when CS is low. An external pull-up is unnecessary and may interfere with status sampling. However, if DI and DO are shorted (shared bus), a series resistor (e.g., 10 kΩ) is required to prevent bus conflict during the read dummy-zero phase, as specified in Section 2.2.
How is write protection implemented on the 93AA46A-I/P?
Write protection is implemented via hardware-enforced EWEN/EWDS commands. The 93AA46A-I/P powers up in EWDS (Erase/Write Disable) mode. An explicit EWEN instruction must precede any ERASE or WRITE operation. After completion, issuing EWDS relocks the array. This two-step command sequence prevents accidental writes due to noise or software glitches - a feature confirmed in Sections 2.6 and 3.4 of DS20001749K.
What is the maximum clock frequency supported by the 93AA46A-I/P?
The 93AA46A-I/P supports up to 3 MHz clock frequency when VCC ≥4.5 V (Table 1-2, A1). At 1.8–2.5 V, the maximum is 1 MHz. These limits are process- and voltage-dependent; exceeding them risks command misinterpretation or incomplete writes. The timing parameters TCKH, TCKL, and TDIS scale accordingly across voltage ranges.
Can the 93AA46A-I/P be used in automotive applications?
The 93AA46A-I/P is rated for Industrial temperature (–40°C to +85°C), not Automotive (–40°C to +125°C). While it may function in some under-hood or cabin environments, Microchip does not qualify or guarantee its reliability at +125°C. For automotive use, select the 93AA46A-E/P (E-temp grade) or equivalent AEC-Q100 qualified parts - the 'I' suffix explicitly denotes industrial qualification only.
93AA46A-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93AA46A-I/P FAQ
1.How can I place an order for 93AA46A-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93AA46A-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93AA46A-I/P reliable?
The price and inventory of 93AA46A-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93AA46A-I/P is usually 5 days.
3.What payment methods are accepted for 93AA46A-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93AA46A-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93AA46A-I/P?
93AA46A-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93AA46A-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93AA46A-I/P?
For technical support, including 93AA46A-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93AA46A-I/P requirements.
6.How does Aetrix verify that 93AA46A-I/P is sourced from the original manufacturer or authorized distributors?
All 93AA46A-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93AA46A-I/P meets industry standards.
7.What is the process for return or replacement of 93AA46A-I/P?
All 93AA46A-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 93AA46A-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93AA46A-I/P part is unused and in its original packaging.
Return procedure for 93AA46A-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93AA46A-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

