Microchip Technology 93AA46B-I/P
- Part No.:
- 93AA46B-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93AA46B-I/P.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93AA46B-I/P from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating across 1.8–5.5V supply range and rated for industrial temperature (−40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin. Used in embedded system configuration storage, sensor calibration memory, and firmware parameter retention.
For engineers reviewing the 93AA46B-I/P datasheet, 93AA46B-I/P pinout, 93AA46B-I/P application, or 93AA46B-I/P equivalent, this page delivers verified electrical specs, package mapping to 8-lead PDIP, functional timing behavior, and real-world selection guidance against comparable serial EEPROMs - all grounded in Microchip DS20001749K.
Technical Context
This device implements a synchronous serial interface with CS, CLK, and DI/DO pins, supporting dedicated 16-bit word organization (no ORG pin), enabling efficient 16-bit data transfers without external configuration logic. Its internal architecture includes an address decoder, mode decode logic, and output buffer, with all programming operations gated by EWEN/EWDS commands for robust write protection.
Timing is defined by strict AC parameters: max clock frequency of 3 MHz at VCC ≥ 4.5V, TCKH/TCKL as low as 200/100 ns, and TPD ≤ 200 ns (CL = 100 pF). Erase/write cycle time is 6 ms (TWC), ERAL requires ≥4.5V, and WRAL includes auto-ERAL - all self-timed with DO-driven Ready/Busy polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (64 × 16-bit organization); fixed x16 addressing eliminates need for ORG pin control in system design. |
| Supply Voltage | 1.8 V to 5.5 V; supports wide-range battery-powered and mixed-voltage embedded systems without level-shifting. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO); minimal GPIO usage, no additional control lines required. |
| Endurance | 1,000,000 erase/write cycles; ensures long-term reliability in frequently updated configuration storage applications. |
| Data Retention | Greater than 200 years at 25°C; suitable for mission-critical nonvolatile storage where field replacement is impractical. |
| Operating Temp | −40°C to +85°C (Industrial grade); validated for use in automotive ECUs, industrial controllers, and outdoor IoT nodes. |
| Write Cycle Time | 6 ms typical (TWC); deterministic timing enables predictable firmware update latency and interrupt-safe polling. |
Pinout & Package
8-lead PDIP (Plastic Dual In-line Package), through-hole mounting, RoHS-compliant matte tin finish. Pin 1 marked by laser dot; standard 0.3" body width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby but allows ongoing write completion. |
| 2 CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks opcode/address/data in and data out; stoppable mid-sequence for master flexibility. |
| 3 DI | Data Input | Accepts Start bit, opcodes, addresses, and write data; shares signal path with DO in bidirectional configurations (requires series resistor). |
| 4 DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge; requires CS high ≥250 ns to sample status. |
| 5 VSS | Ground | Reference return for all I/O and internal circuitry; must be low-impedance connection to avoid noise-induced corruption. |
| 6 NC | No Internal Connection | Unbonded pad; must be left floating or tied to VSS per layout best practice; not usable as ORG or any function. |
| 7 NC | No Internal Connection | Unbonded pad; identical handling as Pin 6; no routing or termination required beyond mechanical stability. |
| 8 VCC | Power Supply | Supplies core logic and memory array; voltage detect threshold at 1.5 V ensures POR protection; bypass capacitor mandatory. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control; 6 ms guaranteed cycle time enables deterministic firmware state management. |
| Automatic ERAL before WRAL | Ensures full-array readiness prior to bulk write; removes need for separate ERAL command in initialization sequences. |
| Power-on/off data protection | Hardware-level VCC monitoring (VPOR = 1.5 V) blocks writes during brown-out, preventing partial or corrupted updates. |
| EWEN/EWDS write protection | Two-command lockout prevents accidental writes; device powers up in EWDS state, requiring explicit enable before programming. |
| Sequential read mode | Enables continuous address incrementing while CS remains high; reduces host CPU overhead for block reads. |
Applications
| Industrial Sensor Calibration | Embedded System Configuration |
|---|---|
Use Scenario: Storing factory-trimmed ADC offset/gain coefficients and temperature compensation tables in smart pressure sensors. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed at boot and during field recalibration; uses sequential read for fast coefficient loading. Use Value: 200-year data retention ensures calibration integrity over product lifetime; 1M endurance supports periodic field updates. |
Use Scenario: Holding user-configurable settings (baud rate, network ID, alarm thresholds) in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: Configuration EEPROM interfaced to MCU via GPIO-banged Microwire; polled via DO for Ready/Busy during save operations. Use Value: 1.8–5.5V operation matches wide-input PLC power rails; industrial temp rating guarantees reliability in cabinet-mounted environments. |
| Firmware Parameter Backup | Consumer Appliance State Memory |
Use Scenario: Preserving bootloader-validated firmware version flags and secure boot counters in medical diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant storage for critical boot metadata; write-protected via EWEN/EWDS sequence after each update. Use Value: Hardware VCC detection prevents corruption during power loss; 6 ms write time enables safe save-before-shutdown sequences. |
Use Scenario: Retaining cooking cycle history, door-open count, and child-lock status in smart ovens and microwaves. IC Role / Device Role / Timing Role: Low-power serial EEPROM connected to appliance MCU; accessed infrequently but must survive >10k power cycles. Use Value: 1 µA standby current extends battery backup life; RoHS-compliant Pb-free finish meets global appliance safety standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/P | VCC range 2.5–5.5 V; same 64×16 organization, pinout, and instruction set; higher minimum voltage excludes 1.8 V systems. | Not suitable for ultra-low-voltage battery-powered designs; otherwise drop-in compatible in 2.5 V+ industrial systems. | Select when system VCC never drops below 2.5 V and legacy 93LC qualification is required. |
| AT25010B-PU | SPI interface (4-wire), 1 Kbit (128×8), 1.8–5.5 V; lacks ERAL/WRAL commands and Ready/Busy DO pin. | Requires software polling or timeout-based write wait; no hardware status feedback increases firmware complexity. | Choose only if SPI is already standardized in the design and deterministic status polling is not required. |
Compared with 93LC46B-I/P, the 93AA46B-I/P enables true 1.8 V operation and broader supply margin; versus AT25010B-PU, it delivers hardware-ready signaling and Microwire simplicity at the cost of slightly higher pin count efficiency.
Availability
93AA46B-I/P is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded system configuration, and firmware parameter backup requiring stable component supply across extended production lifecycles.
Supply support for 93AA46B-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93XX46 family was designed specifically for low-power, nonvolatile serial memory applications in space-constrained embedded systems, emphasizing robustness, wide-voltage operation, and hardware-assisted data integrity.
FAQ
What is the memory organization of the 93AA46B-I/P?
The 93AA46B-I/P has a fixed 64 × 16-bit organization - meaning it stores 64 words of 16 bits each, totaling 1,024 bits. Unlike 'C' variants, it does not have an ORG pin; its x16 structure is hardwired, eliminating external configuration logic and simplifying PCB layout for 16-bit data paths. This is confirmed in the Device Selection Table and Pin Function Table of DS20001749K.
Does the 93AA46B-I/P support hardware Ready/Busy signaling?
Yes, the 93AA46B-I/P provides hardware Ready/Busy status via the DO pin: when CS is brought high after ≥250 ns low, DO goes low during erase/write and high when complete. This enables efficient polling without fixed timeouts. The feature is documented in Section 2.4–2.9 and Figure 2-1 through 2-11 of DS20001749K, and applies identically to all 93AA46B-I/P units.
What is the minimum VCC required for reliable operation of the 93AA46B-I/P?
The 93AA46B-I/P requires VCC ≥ 1.8 V for full specification compliance and supports operation down to 1.8 V across the industrial temperature range. Its power-on reset threshold is 1.5 V (VPOR), below which all write operations are inhibited - ensuring data integrity during brown-out conditions. This is specified in Table 1-1 (D11) and Section 2.3 of DS20001749K.
Can the 93AA46B-I/P be used in place of a 93AA46A-I/P?
No - the 93AA46B-I/P is not a direct replacement for the 93AA46A-I/P due to fundamental differences: the 'A' variant is 128 × 8-bit (x8), while the 'B' is 64 × 16-bit (x16). Addressing, data width, and instruction timing differ (e.g., READ requires 18 vs. 25 clock cycles). Interchangeability would require firmware and hardware redesign; DS20001749K explicitly separates them in the Device Selection Table.
What packages are available for the 93AA46B-I/P?
The 93AA46B-I/P is offered in 8-lead PDIP (P), as indicated by the '/P' suffix. Per DS20001749K page 1, the 'P' package code corresponds to Plastic Dual In-line Package. Other variants like SOIC (SN), TSSOP (ST), and MSOP (MS) exist for the 93AA46B family, but the specific part number 93AA46B-I/P denotes the PDIP version - confirmed in the Package Types diagram and Device Selection Table.
93AA46B-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93AA46B-I/P FAQ
1.How can I place an order for 93AA46B-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93AA46B-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93AA46B-I/P reliable?
The price and inventory of 93AA46B-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93AA46B-I/P is usually 5 days.
3.What payment methods are accepted for 93AA46B-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93AA46B-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93AA46B-I/P?
93AA46B-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93AA46B-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93AA46B-I/P?
For technical support, including 93AA46B-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93AA46B-I/P requirements.
6.How does Aetrix verify that 93AA46B-I/P is sourced from the original manufacturer or authorized distributors?
All 93AA46B-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93AA46B-I/P meets industry standards.
7.What is the process for return or replacement of 93AA46B-I/P?
All 93AA46B-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 93AA46B-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93AA46B-I/P part is unused and in its original packaging.
Return procedure for 93AA46B-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93AA46B-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

