My Inquiry
My Account
Microchip Technology 93AA46BT-I/ST
- Part No.:
- 93AA46BT-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93AA46BT-I/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93AA46BT-I/ST from Microchip Technology is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 1.8–5.5 V supply range, industrial temperature rating (–40°C to +85°C), and 1 million erase/write cycles. It operates without an ORG pin and is used for configuration storage in embedded microcontrollers, power management ICs, and sensor calibration modules.
For engineers reviewing the 93AA46BT-I/ST datasheet, 93AA46BT-I/ST pinout, 93AA46BT-I/ST application, or 93AA46BT-I/ST equivalent, key selection criteria include its dedicated 8-bit organization, TSSOP-8 package footprint, self-timed write cycle (6 ms), Ready/Busy status signaling via DO, and compatibility with legacy Microwire controllers requiring minimal GPIO overhead.
Technical Context
This device implements a synchronous serial interface using CS, CLK, and DI/DO pins with start-bit detection and opcode-based command decoding. It supports READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions - all executed with fixed clock-cycle counts (e.g., 18 cycles for 8-bit READ). Internal logic includes address counter, mode decode, and output buffer with high-impedance control.
Power-on reset circuitry disables writes until explicit EWEN command is issued; VCC voltage detect (1.5 V threshold) prevents operation during brown-out. The absence of ORG pin confirms fixed 8-bit word size, eliminating external configuration logic required by 'C' variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - provides sufficient space for boot configuration, calibration coefficients, or device ID storage in resource-constrained systems. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - requires only four MCU GPIOs and no additional level-shifting for 1.8–5.5 V operation. |
| VCC Range | 1.8 V to 5.5 V - enables direct integration with 1.8 V, 3.3 V, and 5 V logic domains without external regulators. |
| Write Cycle Time | 6 ms typical - defines minimum delay between successive WRITE commands; impacts firmware latency during nonvolatile parameter updates. |
| Data Retention | >200 years at +25°C - ensures long-term reliability for field-deployed equipment with infrequent reprogramming. |
| Endurance | 1,000,000 erase/write cycles - supports frequent recalibration or logging use cases over product lifetime. |
| Temperature Range | –40°C to +85°C (Industrial) - validated for operation in automotive cabin modules, industrial PLC I/O cards, and outdoor metering hardware. |
Pinout & Package
93AA46BT-I/ST is housed in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, JEDEC MO-153 compliant, and Pb-free Matte Tin finish. Pin 1 is marked by laser dot; package dimensions are 3.0 mm × 4.4 mm × 1.2 mm (max height).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable signal; must be held low ≥250 ns between instructions to reset internal state and prevent spurious commands. |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcodes, addresses, and data; stoppable mid-transfer without corruption. |
| 3 (DI) | Data Input | Receives start bit, instruction opcodes, memory addresses, and write data; shares no internal path with DO. |
| 4 (DO) | Data Output / Status | Outputs read data on rising CLK edges; also signals Ready/Busy (low = busy) when CS is high post-write/erase. |
| 5 (VSS) | Ground | Reference node for all digital and analog circuitry; must be low-impedance connection to avoid timing skew or noise coupling. |
| 6 (NC) | No Connect | Internally unconnected; must remain floating or tied to VSS per layout best practice - not usable as strap or debug pin. |
| 7 (ORG) | Organization Select | Not present on 93AA46B devices; pin 7 is NC - confirms fixed 16-bit organization is invalid; this part is 8-bit only. |
| 8 (VCC) | Power Supply | Supplies core logic and memory array; internal POR circuit holds writes disabled until VCC ≥1.5 V is stable. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control or polling delays beyond TWC (6 ms); simplifies firmware driver implementation. |
| Automatic ERAL before WRAL | WRAL instruction internally executes full-array erase prior to write - guarantees consistent blank state without separate ERAL command. |
| Power-on/off data protection | Hardware-level VCC monitoring disables writes below 1.5 V, preventing partial writes or corruption during power ramp-up/down. |
| Ready/Busy status on DO | Enables efficient polling instead of fixed delays; DO low indicates active programming, enabling concurrent MCU tasks during write cycles. |
| Industry-standard 3-wire interface | Direct drop-in replacement for legacy Microwire EEPROMs (e.g., 93C46A); compatible with existing SPI-like bit-banged drivers. |
Applications
| Smart Energy Meter Calibration | Industrial PLC I/O Module Configuration |
|---|---|
Use Scenario: Storing factory-calibrated ADC gain/offset coefficients and meter-specific tariff tables that persist across power cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed once at boot; sequential read capability enables fast coefficient loading. Use Value: Eliminates need for external calibration potentiometers or host-processor flash partitioning; supports field recalibration via secure firmware update. |
Use Scenario: Holding module identification, channel scaling factors, and alarm thresholds for hot-swappable analog input cards in modular control systems. IC Role / Device Role / Timing Role: Dedicated 8-bit serial EEPROM interfaced directly to local microcontroller; accessed during card insertion detection. Use Value: Enables plug-and-play operation without host system reconfiguration; supports mixed-vendor I/O modules sharing common backplane protocol. |
| Automotive Body Control Unit Settings | Medical Infusion Pump Parameter Storage |
Use Scenario: Saving user preferences (e.g., mirror position, seat memory) and fault history logs in BCMs operating across –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Industrial-grade EEPROM with guaranteed 1M endurance; accessed via low-pin-count MCU GPIOs to minimize BOM cost. Use Value: Meets AEC-Q100 stress test requirements for automotive electronics; supports over-the-air updates to stored settings without MCU firmware changes. |
Use Scenario: Storing drug library profiles, delivery rate limits, and operator audit trails in battery-powered infusion pumps requiring >10-year data retention. IC Role / Device Role / Timing Role: Low-power serial EEPROM with 1 µA standby current; retains critical safety parameters even during extended battery-only operation. Use Value: Complies with IEC 62304 software lifecycle requirements for Class C medical devices; eliminates risk of parameter loss during main power interruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46BT-I/ST | Same 128 × 8-bit organization and TSSOP-8 package, but rated for 2.5–5.5 V VCC range - lacks 1.8 V support. | Not suitable for 1.8 V systems; otherwise functionally identical in instruction set, timing, and pinout. | Select 93LC46BT-I/ST only if system VCC never drops below 2.5 V and 1.8 V compatibility is unnecessary. |
| AT25010B-SSHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 1.8–5.5 V, 5 MHz max clock - differs in protocol, command structure, and status reporting (via WIP bit in status register). | Requires SPI peripheral or bit-banged 4-wire driver; no Ready/Busy pin - polling uses status register reads instead of DO pin. | Choose AT25010B-SSHL-T only when migrating to SPI-based designs or when higher clock speed (vs. Microwire's 3 MHz max) is required. |
Compared with 93LC46BT-I/ST, the 93AA46BT-I/ST offers broader low-voltage operation down to 1.8 V, while the AT25010B-SSHL-T trades Microwire simplicity for SPI speed and industry-wide toolchain support - neither is pin- or protocol-compatible, requiring PCB and firmware changes.
Availability
93AA46BT-I/ST is available at Aetrix Electronics and suitable for smart energy meter calibration, industrial PLC I/O module configuration, and automotive body control unit settings requiring stable component supply across extended production lifecycles.
Supply support for 93AA46BT-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93AAxx family was designed specifically for cost-sensitive, low-power embedded systems needing reliable nonvolatile storage with minimal pin count and firmware overhead - targeting applications where SPI complexity is unjustified.
FAQ
What is the memory organization of the 93AA46BT-I/ST?
The 93AA46BT-I/ST implements a fixed 128 × 8-bit (1 Kbit) organization. Unlike 'C' variants, it has no ORG pin - confirming dedicated 8-bit word size. This eliminates external configuration logic and simplifies interface design for systems requiring byte-aligned access without address remapping.
Does the 93AA46BT-I/ST support 1.8 V operation?
Yes, the 93AA46BT-I/ST supports a VCC range of 1.8 V to 5.5 V. Its internal voltage detect circuit activates at 1.5 V, ensuring reliable operation and data protection across the full 1.8 V rail - making it suitable for battery-powered and ultra-low-power embedded systems where other EEPROMs (e.g., 93LC46B) require ≥2.5 V.
How is Ready/Busy status signaled on the 93AA46BT-I/ST?
The 93AA46BT-I/ST signals Ready/Busy status on the DO pin: DO = low indicates active erase or write operation; DO = high means the device is ready for the next command. This occurs only when CS is brought high after ≥250 ns low time (TCSL); DO returns to high-impedance when CS is low.
What is the maximum clock frequency supported by the 93AA46BT-I/ST?
The 93AA46BT-I/ST supports up to 3 MHz clock frequency when VCC ≥4.5 V. At lower voltages (1.8 V ≤ VCC < 2.5 V), maximum clock frequency reduces to 1 MHz. These limits are defined by AC timing parameters TCKH and TCKL, which scale with supply voltage to ensure robust setup/hold margins.
Is the 93AA46BT-I/ST RoHS compliant and Pb-free?
Yes, the 93AA46BT-I/ST is RoHS compliant and features a Pb-free Matte Tin (Sn) finish per JEDEC standards. The TSSOP-8 package (ST suffix) uses environmentally compliant materials throughout, including die attach, mold compound, and lead frame plating - verified per Microchip's packaging specification DS20001749K.
93AA46BT-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93AA46BT-I/ST FAQ
1.How can I place an order for 93AA46BT-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93AA46BT-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93AA46BT-I/ST reliable?
The price and inventory of 93AA46BT-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93AA46BT-I/ST is usually 5 days.
3.What payment methods are accepted for 93AA46BT-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93AA46BT-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93AA46BT-I/ST?
93AA46BT-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93AA46BT-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93AA46BT-I/ST?
For technical support, including 93AA46BT-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93AA46BT-I/ST requirements.
6.How does Aetrix verify that 93AA46BT-I/ST is sourced from the original manufacturer or authorized distributors?
All 93AA46BT-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93AA46BT-I/ST meets industry standards.
7.What is the process for return or replacement of 93AA46BT-I/ST?
All 93AA46BT-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93AA46BT-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93AA46BT-I/ST part is unused and in its original packaging.
Return procedure for 93AA46BT-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93AA46BT-I/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
