Microchip Technology 93AA46CT-I/MC
- Part No.:
- 93AA46CT-I/MC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
93AA46CT-I/MC.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,235
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93AA46CT-I/MC from Microchip Technology Inc. is a 1 Kbit low-voltage serial EEPROM with Microwire-compatible 3-wire interface, ORG pin for selectable 8-/16-bit word organization, 1.8–5.5 V supply range, and industrial temperature rating (–40°C to +85°C). It delivers 1 million erase/write cycles, >200 years data retention, and automatic erase-before-write functionality in an 8-lead 2x3 DFN package.
For engineers reviewing the 93AA46CT-I/MC datasheet, 93AA46CT-I/MC pinout, 93AA46CT-I/MC application, or 93AA46CT-I/MC equivalent, this page provides verified electrical specs, functional timing behavior, memory configuration logic, and real-world use cases in embedded control, sensor calibration storage, and firmware parameter retention where low-power nonvolatile memory with hardware write protection is required.
Technical Context
The 93AA46CT-I/MC implements a synchronous serial Microwire protocol with start-bit detection, opcode-driven instruction set (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS), and Ready/Busy status reporting via DO pin. Its ORG pin determines x8 (ORG = VSS) or x16 (ORG = VCC) memory mapping - confirmed for 'C' variants only.
It features self-timed erase/write cycles (6 ms typical), automatic ERAL before WRAL, power-on/off data protection, and voltage-dependent write enable (VPOR = 1.5 V). All operations require CS high, CLK rising-edge synchronization, and DI/DO bit-serial framing - no internal clock generation or address latching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit or 64 × 16-bit, selected by ORG pin) |
| VCC range | 1.8 V to 5.5 V - supports single-supply operation across battery-powered and 3.3 V/5 V systems |
| Clock frequency | Up to 3 MHz at VCC ≥ 4.5 V - enables fast parameter updates without MCU clock domain constraints |
| Write cycle time | 6 ms max - defines minimum interval between successive WRITE or ERASE commands |
| Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in field-updatable systems |
| Data retention | >200 years at 25°C - guarantees calibration or configuration data integrity over product lifetime |
| Operating temp | –40°C to +85°C (Industrial grade) - validated for deployment in industrial controllers and automotive ECUs |
Pinout & Package
8-lead 2x3 DFN (MC) package with exposed pad (optional VSS connection), Pb-free Matte Tin finish. Pin 1 marked by laser dot; pin 1 ID corner located at top-left when notch faces up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable: must be held high ≥250 ns between instructions; initiates self-timed programming on falling edge (93AA/93LC) |
| CLK | Serial Clock | Rising-edge synchronized I/O; stoppable mid-transfer; no clock required during auto-erase/write |
| DI | Data Input | Accepts start bit, opcode, address, and data; requires external pull-down on CS per datasheet guidance |
| DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| VSS | Ground | Reference for all I/O and internal logic; exposed pad may be connected to VSS for thermal performance |
| ORG | Organization select | Logic-high → x16 mode; logic-low → x8 mode; not NC - mandatory tie to valid rail for deterministic operation |
| NC | No internal connection | Pin 7 is unconnected; must not be soldered or biased |
| VCC | Power supply | Supplies core and I/O; VPOR threshold = 1.5 V ensures data protection during brown-out |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin configurable word size | Enables single BOM support for both 8-bit and 16-bit host microcontrollers via external logic level |
| Auto-erase before write | Eliminates need for explicit ERASE command prior to WRITE - reduces firmware complexity and command overhead |
| ERAL and WRAL instructions | Full-array erase (6 ms) and full-array write (15 ms) with built-in ERAL - simplifies factory initialization and recovery routines |
| EWEN/EWDS security lock | Hardware-enforced write disable on power-up; prevents accidental overwrites without explicit enable sequence |
| Ready/Busy polling via DO | Enables non-blocking host operation - MCU can execute other tasks while waiting for write completion |
Applications
| Industrial Sensor Calibration Storage | Embedded Controller Configuration |
|---|---|
Use Scenario: Storing factory-trimmed ADC offset/gain coefficients and temperature compensation tables in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during boot and runtime via Microwire interface; ORG pin fixed to VSS for 8-bit MCU compatibility. Use Value: Eliminates external trimming components and enables field recalibration without firmware update - leveraging 1M endurance and >200-year retention. | Use Scenario: Holding user-configurable settings (baud rate, I/O mapping, alarm thresholds) in HVAC control panels. IC Role / Device Role / Timing Role: Serial configuration store interfaced to 8-bit PIC MCU; CS toggled per command; DO polled for write completion. Use Value: Reduces BOM count vs. parallel EEPROM; supports secure updates via EWEN/EWDS sequence - preventing corruption during power loss. |
| Automotive Subsystem Parameter Retention | Firmware Bootloader Metadata Storage |
Use Scenario: Saving adaptive learning values (e.g., throttle position offset, idle air control trim) in body control modules operating across –40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-grade EEPROM used in CAN-connected ECU; VCC monitored to ensure VPOR compliance during cold cranking. Use Value: Guaranteed operation at 1.8 V allows direct connection to low-dropout regulator output - avoiding level shifters and reducing system cost. | Use Scenario: Storing bootloader version, secure boot flags, and last-known-good firmware checksum in medical device firmware update architecture. IC Role / Device Role / Timing Role: Trusted nonvolatile store accessed only during boot; WRAL used for atomic firmware metadata reset after failed update. Use Value: Atomic 15-ms WRAL cycle ensures metadata consistency - no partial writes possible even during unexpected power removal. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46CT-I/MC | Same pinout and interface, but 2.5–5.5 V VCC range and extended temp support (–40°C to +125°C) | Suitable for automotive under-hood applications requiring higher temperature margin | Select when operating above 85°C ambient or requiring tighter VCC regulation |
| AT25010B-MAHL-T | SPI interface (4-wire), 1.8–5.5 V, 2 MHz max clock, no ORG pin - fixed 8-bit organization | Lacks hardware word-size selection; requires SPI-capable host instead of Microwire | Choose when migrating to SPI-based platforms or needing faster 2 MHz access with simpler command set |
Compared with 93LC46CT-I/MC, the 93AA46CT-I/MC offers lower minimum VCC (1.8 V vs. 2.5 V) for battery-backed operation, while AT25010B-MAHL-T trades Microwire compatibility for SPI simplicity and eliminates ORG pin management - impacting firmware portability and host interface design.
Availability
93AA46CT-I/MC is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded controller configuration, and automotive subsystem parameter retention requiring stable component supply, long-life data integrity, and RoHS-compliant packaging.
Supply support for 93AA46CT-I/MC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93XX46 series was designed specifically for low-power, cost-sensitive embedded systems requiring reliable, pin-efficient serial nonvolatile memory with hardware write protection and flexible word-width support.
FAQ
What is the function of the ORG pin on the 93AA46CT-I/MC?
The ORG pin on the 93AA46CT-I/MC selects memory organization: tied to VCC for 64 × 16-bit (x16) mode, or to VSS for 128 × 8-bit (x8) mode. This pin is active only on 'C' variants like the 93AA46CT-I/MC - it is NC on 'A' and 'B' versions. The 93AA46CT-I/MC requires a valid logic level on ORG at power-up to establish deterministic operation; floating is not permitted.
Does the 93AA46CT-I/MC support sequential read operations?
Yes, the 93AA46CT-I/MC supports sequential read: when CS remains high after a READ instruction, the internal address counter automatically increments, and subsequent clock edges output the next memory location's data on DO. This eliminates the need to retransmit the opcode and address for consecutive bytes - reducing bus traffic and improving throughput in parameter table reads.
How does the 93AA46CT-I/MC protect against unintended writes during power transitions?
The 93AA46CT-I/MC incorporates dual-layer protection: (1) a power-on reset circuit that inhibits all operations below VPOR = 1.5 V, and (2) default Erase/Write Disable (EWDS) state at power-up. An explicit EWEN command is required before any ERASE or WRITE instruction executes. The 93AA46CT-I/MC also recommends a 10 kΩ external pull-down on CS for added noise immunity during brown-out conditions.
What is the maximum clock frequency supported by the 93AA46CT-I/MC at 1.8 V VCC?
At VCC = 1.8 V, the 93AA46CT-I/MC supports a maximum clock frequency of 1 MHz, as specified in Table 1-2 (A1). This is lower than the 3 MHz limit at VCC ≥ 4.5 V. Timing parameters including TCKH (450 ns min), TCKL (450 ns min), and TPD (400 ns max) scale accordingly to ensure reliable operation across the full 1.8–5.5 V range.
Can the 93AA46CT-I/MC be used in place of a 93LC46CT-I/MC?
The 93AA46CT-I/MC and 93LC46CT-I/MC share identical pinout, package (MC), instruction set, and timing - but differ in VCC range (1.8–5.5 V vs. 2.5–5.5 V) and temperature grade (I only vs. I/E). Substitution is electrically valid if system VCC never drops below 2.5 V; however, using 93AA46CT-I/MC below 2.5 V unlocks ultra-low-voltage operation unavailable with the 93LC46CT-I/MC.
93AA46CT-I/MC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x3)
93AA46CT-I/MC FAQ
1.How can I place an order for 93AA46CT-I/MC through Aetrix?
Please submit a Request for Quotation (RFQ) for 93AA46CT-I/MC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93AA46CT-I/MC reliable?
The price and inventory of 93AA46CT-I/MC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93AA46CT-I/MC is usually 5 days.
3.What payment methods are accepted for 93AA46CT-I/MC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93AA46CT-I/MC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93AA46CT-I/MC?
93AA46CT-I/MC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93AA46CT-I/MC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93AA46CT-I/MC?
For technical support, including 93AA46CT-I/MC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93AA46CT-I/MC requirements.
6.How does Aetrix verify that 93AA46CT-I/MC is sourced from the original manufacturer or authorized distributors?
All 93AA46CT-I/MC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93AA46CT-I/MC meets industry standards.
7.What is the process for return or replacement of 93AA46CT-I/MC?
All 93AA46CT-I/MC units undergo pre-shipment inspection (PSI). If there is an issue with 93AA46CT-I/MC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93AA46CT-I/MC part is unused and in its original packaging.
Return procedure for 93AA46CT-I/MC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93AA46CT-I/MC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
