Microchip Technology 93AA86A-I/ST
- Part No.:
- 93AA86A-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93AA86A-I/ST.pdf
- Description:
- IC EEPROM 16KBIT MIC WIRE 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,826
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93AA86A-I/ST from Microchip Technology is a 16 Kbit (2048 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 1.8–5.5 V supply range, and industrial temperature rating (–40°C to +85°C). It features self-timed erase/write cycles, 1,000,000 endurance cycles, >200-year data retention, and power-on/off data protection - deployed in embedded control systems for parameter storage and calibration data logging.
For engineers reviewing the 93AA86A-I/ST datasheet, 93AA86A-I/ST pinout, 93AA86A-I/ST application, or 93AA86A-I/ST equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), absence of PE pin, TSSOP-8 package compatibility, and support for sequential read and Ready/Busy status polling via DO pin.
Technical Context
The 93AA86A-I/ST implements a synchronous serial Microwire protocol using CS, CLK, DI, and DO signals. All instructions - READ, WRITE, ERASE, ERAL, EWEN, EWDS - are initiated by a Start bit (CS high + DI high on CLK rising edge), followed by opcode, address, and data bits clocked on CLK rising edges.
It operates exclusively in x8 mode (2048 × 8-bit), lacks ORG and PE pins (unlike 'C' variants), and relies on EWEN/EWDS commands for write enable/disable control. Ready/Busy status is reported on DO during programming, requiring CS reassertion after ≥250 ns low time (TCSL) to sample.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit) - fixed word width, no ORG pin required |
| VCC range | 1.8 V to 5.5 V - supports wide-input battery-powered and mixed-voltage systems |
| Endurance | 1,000,000 erase/write cycles - enables frequent field updates in telemetry or configuration storage |
| Data retention | >200 years at 25°C - ensures long-term reliability without refresh in unpowered storage |
| Write cycle time | 5 ms max (TWC) - defines minimum interval between successive write operations |
| Max clock frequency | 3 MHz at VCC ≥4.5 V - sets upper limit for serial transaction throughput |
| Standby current | 1 µA (I-temp) - minimizes quiescent power in always-on embedded nodes |
Pinout & Package
93AA86A-I/ST is supplied in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, JEDEC MO-153 compliant, Pb-free Matte Tin finish. Pin 1 is marked by laser dot; package footprint matches industry-standard SOIC-8 but with reduced height and narrower body.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; device enters Standby when low; must be held low ≥250 ns between instructions |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence |
| DI | Data Input | Receives Start bit, opcodes, addresses, and write data; requires stable setup/hold timing relative to CLK |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS low or not reading |
| VSS | Ground | Reference return path for all I/O and internal circuitry; must be low-impedance |
| VCC | Power Supply | 1.8–5.5 V supply; internal POR triggers at ~1.5 V; powers EEPROM core and interface logic |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control - internal logic manages auto-erase before write, reducing MCU firmware overhead |
| Ready/Busy status on DO | Enables polling-based write completion detection without interrupt or timer resources on host controller |
| Sequential read mode | Allows continuous address increment and data streaming while CS remains high - improves bulk read efficiency |
| Power-on/off data protection | Hardware lockout prevents writes when VCC drops below ~1.5 V - avoids corruption during brown-out or power ramp |
| Industry-standard 3-wire interface | Reduces PCB routing complexity vs. SPI; compatible with legacy Microwire controllers and simple GPIO bit-banging |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and user-adjusted compensation values in portable gas analyzers. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during boot and runtime; retains data across power cycles and battery removal. Use Value: Enables traceable, field-updatable calibration without requiring reprogramming hardware - critical for ISO 13485 compliance. | Use Scenario: Holding patient-specific therapy parameters (e.g., infusion rate limits, alarm thresholds) in battery-powered insulin pumps. IC Role / Device Role / Timing Role: Secure, low-power configuration memory with guaranteed data integrity during unexpected shutdowns. Use Value: Meets IEC 62304 safety requirements for persistent settings storage with >200-year retention and 1M-cycle endurance. |
| Automotive Body Control Module | Smart Energy Metering |
Use Scenario: Recording seat/mirror position presets, lighting profiles, and door lock preferences in 12 V automotive BCMs. IC Role / Device Role / Timing Role: EEPROM interfaced directly to 8-bit microcontroller via 3-wire bus; withstands automotive voltage transients and temperature extremes. Use Value: Supports AEC-Q100 stress testing with industrial-grade temp range (–40°C to +85°C) and robust ESD protection (≥4 kV). | Use Scenario: Storing tariff schedules, demand-response event logs, and meter calibration constants in ANSI C12.20-certified smart meters. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory with write-protection via EWEN/EWDS commands and power-fail safe operation. Use Value: Ensures regulatory-compliant data persistence during grid outages and maintains audit trail integrity over 20+ year product lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86A-I/ST | VCC range 2.5–5.5 V; identical pinout, 2048 × 8-bit organization, same TSSOP-8 package | Not suitable for sub-2.5 V systems (e.g., single-cell Li-ion); higher VCC min limits use in ultra-low-voltage designs | Select 93LC86A-I/ST only if system VCC never falls below 2.5 V and RoHS compliance is required |
| AT25020B-SSHL-T | SPI interface (4-wire), 2 K × 8-bit, 1.8–5.5 V, 20 MHz max clock, different command set and status reporting | Requires SPI-capable host; no Ready/Busy polling - uses WIP bit in status register; incompatible instruction protocol | Choose AT25020B-SSHL-T only when migrating to SPI infrastructure or needing faster 20 MHz clock rates |
Compared with 93LC86A-I/ST and AT25020B-SSHL-T, the 93AA86A-I/ST uniquely supports true 1.8 V operation with Microwire compatibility and integrated power-fail protection - making it optimal for cost-sensitive, low-pin-count, and battery-backed embedded systems where protocol simplicity and voltage flexibility are critical.
Availability
93AA86A-I/ST is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply, long-lifecycle assurance, and RoHS-compliant packaging.
Supply support for 93AA86A-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93XX series EEPROMs were designed specifically for reliable, low-power, serial nonvolatile storage in space-constrained embedded systems - emphasizing ease of integration, data integrity under voltage stress, and long-term field reliability.
FAQ
What is the memory organization of the 93AA86A-I/ST?
The 93AA86A-I/ST has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it does not feature an ORG pin and therefore operates exclusively in x8 mode - eliminating external configuration logic and simplifying PCB layout for dedicated byte-oriented storage.
Does the 93AA86A-I/ST support write protection?
Yes, the 93AA86A-I/ST supports software-controlled write protection via the EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions. It powers up in EWDS mode, requiring an explicit EWEN command before any ERASE or WRITE operation - preventing accidental writes during power-up or noise events.
What package type is used for the 93AA86A-I/ST?
The 93AA86A-I/ST is packaged in an 8-lead TSSOP (Thin Shrink Small Outline Package), designated by the 'ST' suffix. It measures 4.4 mm × 3.0 mm × 1.1 mm, features gull-wing leads, and is RoHS-compliant with Matte Tin (Sn) finish - compatible with standard SMT reflow profiles.
How is Ready/Busy status monitored on the 93AA86A-I/ST?
Ready/Busy status is monitored on the DO pin: DO = low indicates ongoing erase/write; DO = high indicates completion. To sample status, CS must be brought low for ≥250 ns (TCSL), then high again - after which DO reflects the current state. The pin returns to High-Z when CS is low or during non-read operations.
What is the maximum clock frequency supported by the 93AA86A-I/ST?
The 93AA86A-I/ST supports up to 3 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, max frequency is 2 MHz; at 1.8 V ≤ VCC < 2.5 V, it is 1 MHz. These limits ensure reliable timing margin across the full operating voltage range of the 93AA86A-I/ST.
93AA86A-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93AA86A-I/ST FAQ
1.How can I place an order for 93AA86A-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93AA86A-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93AA86A-I/ST reliable?
The price and inventory of 93AA86A-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93AA86A-I/ST is usually 5 days.
3.What payment methods are accepted for 93AA86A-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93AA86A-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93AA86A-I/ST?
93AA86A-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93AA86A-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93AA86A-I/ST?
For technical support, including 93AA86A-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93AA86A-I/ST requirements.
6.How does Aetrix verify that 93AA86A-I/ST is sourced from the original manufacturer or authorized distributors?
All 93AA86A-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93AA86A-I/ST meets industry standards.
7.What is the process for return or replacement of 93AA86A-I/ST?
All 93AA86A-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93AA86A-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93AA86A-I/ST part is unused and in its original packaging.
Return procedure for 93AA86A-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93AA86A-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
