Microchip Technology 93AA86AT-I/SN
- Part No.:
- 93AA86AT-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93AA86AT-I/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93AA86AT-I/SN from Microchip Technology is a 16 Kbit (2048 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 1.8–5.5 V supply range, industrial temperature rating (–40°C to +85°C), and Pb-free SOIC-8 package. It delivers nonvolatile storage for configuration data in embedded controllers, sensor calibration registers, and power management systems.
For engineers reviewing the 93AA86AT-I/SN datasheet, 93AA86AT-I/SN pinout, 93AA86AT-I/SN application, or 93AA86AT-I/SN equivalent, key selection criteria include its 8-bit fixed organization, absence of ORG/PE pins, 1 million erase/write cycles, 200-year data retention, and compatibility with legacy Microwire host controllers requiring CS/CLK/DI/DO timing compliance.
Technical Context
This device implements a synchronous serial interface with chip-select–gated clocking, self-timed erase/write cycles (5 ms typical), and automatic ERAL before WRAL. It uses a dedicated 8-bit memory map with no word-size configuration logic - unlike 'C' variants - and relies on external host control for instruction sequencing (READ, WRITE, ERASE, EWEN/EWDS).
Power-on data protection is enforced via internal voltage detection (VPOR = 1.5 V), and Ready/Busy status is signaled via DO pin polling during programming. Standby current is ≤1 µA at VCC = 2.5–5.5 V with CLK/CS low and DI driven.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit); fixed x8 organization - no ORG pin required or present. |
| VCC range | 1.8 V to 5.5 V; supports single-supply operation across battery-powered and 3.3/5 V logic systems. |
| Endurance | 1,000,000 erase/write cycles; validated at 25°C, VCC = 5.0 V - suitable for frequent field-updatable parameters. |
| Data retention | >200 years at 85°C; ensures long-term reliability in unattended industrial deployments. |
| Write cycle time | 5 ms max (TWC); self-timed including auto-erase - eliminates need for external timing control. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO); requires no I²C pull-ups or SPI mode configuration. |
| Temp grade | Industrial (–40°C to +85°C); qualified for use in motor controls, HVAC, and factory automation equipment. |
Pinout & Package
8-pin SOIC package (SN suffix), body dimensions 3.9 mm × 4.9 mm × 1.75 mm, standard JEDEC MS-012AC footprint, matte tin (Pb-free) finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal state. |
| CLK | Serial Clock | Positive-edge synchronous clock; supports up to 3 MHz at VCC ≥4.5 V - enables fast parameter loading. |
| DI | Data Input | Serial input for Start bit, opcodes, addresses, and write data; no internal pull-up - requires external drive. |
| DO | Data Output / Status | Tri-state output for read data or Ready/Busy flag; high = ready, low = busy during erase/write. |
| VSS | Ground | Reference return for all signals; must be connected directly to system ground plane. |
| VCC | Power Supply | Single supply input; internal POR circuit blocks operations below 1.5 V to prevent corruption. |
Key Features
| Feature | Design Value |
|---|---|
| Low-power CMOS process | Standby current ≤1 µA at 2.5–5.5 V - extends battery life in portable instrumentation. |
| Self-timed erase/write | No external timing components needed; internal logic manages auto-erase before write - simplifies firmware design. |
| Power-on/off data protection | Hardware-enforced lockout below VPOR = 1.5 V - prevents partial writes during brown-out conditions. |
| Industry-standard 3-wire interface | Direct drop-in replacement for legacy Microwire EEPROMs without protocol translation layers. |
| 100% tested reliability | Qualified to AEC-Q100 stress standards for industrial use; no sampling-based specs for critical parameters. |
Applications
| Motor Control Configuration | Smart Sensor Calibration |
|---|---|
Use Scenario: Storing PID coefficients, fault thresholds, and startup sequences in BLDC motor drives. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during boot and runtime reconfiguration. Use Value: Enables field updates without firmware reflashing; retains settings across 10+ years of operation. | Use Scenario: Holding factory-trimmed offset/gain values and linearization tables for MEMS pressure sensors. IC Role / Device Role / Timing Role: Calibration data repository read once per power cycle before ADC initialization. Use Value: Eliminates need for external trim pots or laser trimming; supports automated test calibration. |
| Power Management Unit (PMU) | Industrial PLC I/O Module |
Use Scenario: Saving user-defined undervoltage lockout (UVLO) thresholds and soft-start ramp rates in DC-DC controllers. IC Role / Device Role / Timing Role: Configuration register bank interfaced via dedicated MCU GPIO bit-banged Microwire. Use Value: Allows OEM customization without changing PMU silicon; survives >100,000 power cycles. | Use Scenario: Storing channel-specific scaling factors, alarm hysteresis, and module identification in distributed I/O terminals. IC Role / Device Role / Timing Role: Persistent memory mapped to CANopen object dictionary index 1010h–1020h. Use Value: Maintains calibrated accuracy after firmware upgrades or hot-swap events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86AT-I/SN | 2.5–5.5 V VCC range; identical 2048×8 organization and SOIC-8 package. | Requires minimum 2.5 V - unsuitable for 1.8 V systems like ultra-low-power IoT nodes. | Select when operating exclusively above 2.5 V and needing same timing/footprint with tighter VCC tolerance. |
| AT25020B-MAHL-T | SPI interface (4-wire), 2.5–5.5 V, 2 Kbit (256×8), 20 MHz max clock - not Microwire-compatible. | Requires SPI master and different command set; incompatible with existing Microwire firmware. | Choose only if migrating to SPI architecture and accepting firmware rewrite; not a drop-in substitute. |
Compared with 93LC86AT-I/SN, the 93AA86AT-I/SN supports lower voltage operation (1.8 V), enabling direct integration into 1.8 V microcontroller domains; compared with AT25020B-MAHL-T, it preserves legacy Microwire timing and instruction set but trades off higher speed for broader voltage flexibility.
Availability
93AA86AT-I/SN is available at Aetrix Electronics and suitable for motor control configuration, smart sensor calibration, and industrial PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for 93AA86AT-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 93XX series EEPROMs were designed specifically for reliable, low-power nonvolatile storage in cost-sensitive industrial and automotive subsystems where Microwire compatibility and long-term data integrity are mandatory.
FAQ
What is the memory organization of the 93AA86AT-I/SN?
The 93AA86AT-I/SN has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and does not support 16-bit word access - all reads and writes operate on byte-aligned addresses with 8-bit data transfers.
Does the 93AA86AT-I/SN support 1.8 V operation?
Yes, the 93AA86AT-I/SN operates across 1.8 V to 5.5 V. Its VPOR threshold is 1.5 V, ensuring robust power-on data protection even during shallow brown-outs in 1.8 V systems - a key differentiator from 93LC86A/B/C variants.
Is the 93AA86AT-I/SN pin-compatible with other 93XX86 devices in SOIC-8?
Yes - the 93AA86AT-I/SN shares identical SOIC-8 pinout (CS/CLK/DI/DO/VSS/NC/NC/VCC) with all 93XX86A/B/C variants in SN package. However, ORG and PE pins are No Connect on 'A' and 'B' versions, making them functionally and physically compatible in layouts designed for 'C' parts.
How is write protection implemented on the 93AA86AT-I/SN?
The 93AA86AT-I/SN uses software-controlled write protection: the EWEN instruction must precede any ERASE or WRITE command, and EWDS disables further writes until next power cycle or explicit EWEN. There is no hardware write-protect pin (PE is absent on 'A' versions).
What is the maximum clock frequency supported by the 93AA86AT-I/SN?
The 93AA86AT-I/SN supports up to 3 MHz clock frequency when VCC ≥4.5 V. At 1.8–2.5 V, maximum clock rate drops to 1 MHz - a trade-off for ultra-low-voltage operation that must be accounted for in timing-critical firmware.
93AA86AT-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93AA86AT-I/SN FAQ
1.How can I place an order for 93AA86AT-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93AA86AT-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93AA86AT-I/SN reliable?
The price and inventory of 93AA86AT-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93AA86AT-I/SN is usually 5 days.
3.What payment methods are accepted for 93AA86AT-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93AA86AT-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93AA86AT-I/SN?
93AA86AT-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93AA86AT-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93AA86AT-I/SN?
For technical support, including 93AA86AT-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93AA86AT-I/SN requirements.
6.How does Aetrix verify that 93AA86AT-I/SN is sourced from the original manufacturer or authorized distributors?
All 93AA86AT-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93AA86AT-I/SN meets industry standards.
7.What is the process for return or replacement of 93AA86AT-I/SN?
All 93AA86AT-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93AA86AT-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93AA86AT-I/SN part is unused and in its original packaging.
Return procedure for 93AA86AT-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93AA86AT-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
