My Inquiry
My Account
Microchip Technology 93C46A-E/ST
- Part No.:
- 93C46A-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93C46A-E/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46A-E/ST from Microchip Technology Inc. is a 1Kbit (128 × 8-bit), low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating at 4.5–5.5 V, supporting Industrial and Automotive temperature ranges (−40°C to +125°C), and featuring self-timed erase/write cycles, automatic ERAL/WRAL, and Ready/Busy status signaling - used for configuration storage in automotive body control modules.
For engineers reviewing the 93C46A-E/ST datasheet, 93C46A-E/ST pinout, 93C46A-E/ST application, or 93C46A-E/ST equivalent, this page delivers verified electrical specs, package mapping (8-lead TSSOP), functional timing behavior, real-world use scenarios, and two confirmed alternative parts with documented technical and application differences.
Technical Context
The 93C46A-E/ST implements a synchronous serial Microwire interface with CS, CLK, DI, and DO pins - no ORG pin (dedicated 8-bit organization). It uses edge-triggered clocking (data latched on rising CLK) and supports instruction-based operations including READ (18 clocks), WRITE (18 clocks), ERASE (10 clocks), ERAL (10 clocks), and WRAL (18 clocks), all initiated by CS falling edge (except 93C-series write/erase cycles triggered by CLK rising edge on final bit).
Power-on data protection is enforced via VCC voltage detect (VPOR = 3.8 V typical); device remains in EWDS (Erase/Write Disable) state at power-up and requires explicit EWEN before programming. Standby current is ≤5 µA, and endurance is rated at 1 million erase/write cycles with >200-year data retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit organization - fixed, no ORG pin) |
| VCC Range | 4.5 V to 5.5 V - requires ≥4.5 V for ERAL/WRAL operation |
| Temp Range | −40°C to +125°C (Automotive grade E-temp) |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) |
| Write Cycle Time | 2 ms (TWC) - self-timed; no external delay required |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, VCC = 5.0 V |
| Data Retention | >200 years - specified under normal operating conditions |
Pinout & Package
93C46A-E/ST is packaged in an 8-lead TSSOP (ST suffix), RoHS-compliant, Pb-free Matte Tin finish. Pin 1 is marked by laser dot; package dimensions conform to Microchip standard TSSOP-8 (JEDEC MO-153).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby mode |
| 2 (CLK) | Serial Clock | Rising-edge synchronized I/O; clocking stops during self-timed write; no CLK required post-initiation |
| 3 (DI) | Data Input | Accepts Start bit, opcode, address, and data; high-impedance when not selected |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| 5 (VSS) | Ground | Reference for all logic and analog functions; must be connected before VCC |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS per layout best practice |
| 7 (NC) | No Connect | Internally unconnected; no internal bond wire; avoid routing signals here |
| 8 (VCC) | Power Supply | 4.5–5.5 V supply; VPOR threshold at 3.8 V ensures data protection during brown-out |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing control - 2 ms WRAL/ERAL and 2 ms WRITE guaranteed |
| Automatic ERAL before WRAL | Ensures full array is erased prior to bulk write - no separate ERAL command needed |
| Ready/Busy Status on DO | Enables polling-based firmware flow control without interrupt or timeout overhead |
| Power-On/Off Data Protection | Hardware-enforced lockout below 3.8 V prevents corruption during power ramp-up/down |
| EWEN/EWDS Command Lock | Prevents accidental writes - device powers up in EWDS; explicit EWEN required before any program |
Applications
| Automotive Body Control Unit | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing calibration offsets, door lock settings, and mirror position memory in vehicle BCMs. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed infrequently via microcontroller SPI-like Microwire interface. Use Value: Automotive-grade temperature range (−40°C to +125°C) and 1M-cycle endurance ensure reliability over 15+ year vehicle lifetime. |
Use Scenario: Retaining I/O module mapping, alarm thresholds, and user-defined logic states after power loss. IC Role / Device Role / Timing Role: Serial EEPROM interfaced to ARM Cortex-M host MCU using GPIO-banged Microwire protocol. Use Value: 2 ms self-timed WRAL enables fast factory reconfiguration without firmware delay loops or timer dependencies. |
| Medical Infusion Pump Settings | Smart Energy Meter Calibration Data |
Use Scenario: Preserving drug library parameters, dose limits, and audit logs across battery swaps and main power interruptions. IC Role / Device Role / Timing Role: Secure, low-power nonvolatile memory accessed only during setup or error recovery. Use Value: >200-year data retention and RoHS compliance meet ISO 13485 and IEC 62304 requirements for Class II medical devices. |
Use Scenario: Storing meter-specific CT/PT ratios, tariff schedules, and firmware checksums in ANSI C12.20-compliant meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with hardware write-protection (EWDS default). Use Value: VCC voltage detect (3.8 V) prevents partial writes during brown-out events common in grid-edge deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-E/ST | Same 8-lead TSSOP package, but 2.5–5.5 V VCC range and 64 × 16-bit organization | Requires 16-bit data path and supports wider voltage margin; not drop-in for 8-bit systems | Select only if system uses 16-bit word access and needs extended low-VCC operation down to 2.5 V |
| AT25010B-MAHL-T | SPI interface (4-wire), 1.8–5.5 V, 128 × 8-bit, 5 MHz max clock vs. Microwire's 2 MHz | Requires CS, CLK, DI, DO, and HOLD pins - different protocol stack and timing model | Choose when migrating to SPI infrastructure or requiring faster clock rates; not pin- or protocol-compatible |
Compared with 93C46A-E/ST, 93LC46B-E/ST offers broader VCC tolerance but mandates 16-bit data handling, while AT25010B-MAHL-T provides higher speed and SPI compatibility at the cost of interface redesign and additional pin count.
Availability
93C46A-E/ST is available at Aetrix Electronics and suitable for automotive electronics, industrial control systems, and medical device manufacturing requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for 93C46A-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx series was designed specifically for cost-sensitive, low-power, nonvolatile memory applications in automotive and industrial environments where Microwire compatibility, high endurance, and extended temperature operation are critical.
FAQ
What is the memory organization of the 93C46A-E/ST?
The 93C46A-E/ST has a fixed 128 × 8-bit (1Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and is not configurable for 16-bit operation - all instructions and data transfers are strictly 8-bit aligned.
Does the 93C46A-E/ST require an external pull-up resistor on the DO pin?
No - the 93C46A-E/ST drives DO actively during READ and Ready/Busy polling. However, a 10 kΩ pull-down on CS is recommended per Microchip application guidance to prevent spurious activation during power-up or noise events.
What is the minimum VCC required for ERAL and WRAL operations on the 93C46A-E/ST?
The 93C46A-E/ST requires VCC ≥ 4.5 V for reliable ERAL and WRAL execution. Below this threshold, these commands may fail silently or corrupt memory - the 3.8 V VPOR circuit enforces this guardband automatically.
How does the 93C46A-E/ST handle power loss during a write cycle?
The 93C46A-E/ST incorporates hardware-level power-loss protection: if VCC drops below 3.8 V during erase/write, the internal state machine aborts and holds memory unchanged. No partial writes occur, preserving data integrity.
Is the 93C46A-E/ST pin-compatible with the 93AA46A-E/ST?
Yes - both share identical 8-lead TSSOP (ST) packaging and pinout (CS, CLK, DI, DO, VSS, NC, NC, VCC). However, 93AA46A-E/ST operates from 1.8–5.5 V and supports wider temperature margins, making it unsuitable as a direct replacement in 4.5–5.5 V-only systems.
93C46A-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93C46A-E/ST FAQ
1.How can I place an order for 93C46A-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46A-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46A-E/ST reliable?
The price and inventory of 93C46A-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46A-E/ST is usually 5 days.
3.What payment methods are accepted for 93C46A-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46A-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46A-E/ST?
93C46A-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46A-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46A-E/ST?
For technical support, including 93C46A-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46A-E/ST requirements.
6.How does Aetrix verify that 93C46A-E/ST is sourced from the original manufacturer or authorized distributors?
All 93C46A-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46A-E/ST meets industry standards.
7.What is the process for return or replacement of 93C46A-E/ST?
All 93C46A-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93C46A-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46A-E/ST part is unused and in its original packaging.
Return procedure for 93C46A-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46A-E/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
