My Inquiry
My Account
Microchip Technology 93C46AT-E/MNY
- Part No.:
- 93C46AT-E/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
93C46AT-E/MNY.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,814
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46AT-E/MNY from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, and industrial temperature grade (–40°C to +85°C). It features self-timed erase/write cycles, automatic erase-all-before-write-all (ERAL/WRAL), power-on/off data protection, and Ready/Busy status signaling via DO pin. Used for configuration storage in embedded controllers, sensor calibration registers, and boot parameter retention.
For engineers reviewing the 93C46AT-E/MNY datasheet, 93C46AT-E/MNY pinout, 93C46AT-E/MNY application, or 93C46AT-E/MNY equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), 2 ms program cycle time, 1 million endurance cycles, 200-year data retention, and compatibility with legacy Microwire-based microcontroller peripherals.
Technical Context
This device implements a synchronous serial interface using CS, CLK, and DI/DO pins with start-bit detection and opcode-driven command execution. It supports READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions - all clocked on CLK rising edges, with DO providing both data output and Ready/Busy status polling capability during programming.
The 93C46AT-E/MNY operates exclusively in x8 mode (no ORG pin), requires VCC ≥ 4.5 V for ERAL/WRAL execution, and powers up in EWDS (Erase/Write Disable) state. Its internal auto-erase-before-write logic eliminates external erase steps, and power-loss protection circuitry prevents partial writes below 3.8 V VCC threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit) - fixed x8 organization; no ORG pin; no word-size reconfiguration. |
| VCC operating range | 4.5 V to 5.5 V - minimum 3.8 V power-on reset threshold; incompatible with 3.3 V or 2.5 V systems. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no SPI mode; no SS/CS daisy-chaining support. |
| Write cycle time | 2 ms typical - self-timed; includes auto-erase; enables deterministic firmware timing without polling overhead. |
| Endurance & retention | 1,000,000 erase/write cycles; >200 years data retention at 85°C - validated for long-life industrial deployments. |
| Temperature grade | Industrial (I): –40°C to +85°C - qualified per AEC-Q100 not required; not automotive-grade (E-temp). |
| Package | 8-lead MSOP (MS) - 3.0 × 3.0 mm body, 0.65 mm pitch; Pb-free matte tin finish; exposed pad optional. |
Pinout & Package
8-lead MSOP package (Microchip package code "MS") with standard pinout: Pin 1 = CS, Pin 2 = CLK, Pin 3 = DI, Pin 4 = DO, Pin 5 = VSS, Pin 6 = NC, Pin 7 = NC, Pin 8 = VCC. No ORG pin - confirms fixed 8-bit organization per 93C46A variant definition.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select | Active-high enable; must be held low ≥250 ns between commands; initiates self-timed write on falling edge for 93C devices. |
| CLK (Pin 2) | Serial Clock | Rising-edge synchronized I/O; clocking stops during write; TCKH/TCKL minima vary with VCC (200/100 ns @ 5 V). |
| DI (Pin 3) | Data Input | Accepts Start bit, opcodes, addresses, and write data; high-impedance when CS low; no internal pull-up/down. |
| DO (Pin 4) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); high-Z when CS low or during non-read operations. |
| VSS (Pin 5) | Ground | Reference for all I/O and internal logic; must be connected before VCC; decoupling capacitor required. |
| NC (Pins 6, 7) | No Connection | Internally unconnected; must remain floating or tied to VSS per layout guidelines; no routing or loading allowed. |
| VCC (Pin 8) | Power Supply | 4.5–5.5 V only; VPOR = 3.8 V ensures data integrity during brown-out; bypass with 0.1 µF ceramic near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control; 2 ms guaranteed completion enables deterministic firmware flow. |
| Automatic ERAL before WRAL | Ensures full-array write reliability without separate erase command; reduces software complexity and risk of partial writes. |
| Power-on/off data protection | Hardware lockout below 3.8 V VCC prevents corruption during power ramp-up/down or brown-out events. |
| Ready/Busy status via DO | Enables efficient polling instead of fixed delays; reduces CPU wait time and improves system responsiveness. |
| EWEN/EWDS security control | Prevents accidental writes; device powers up in EWDS state; explicit EWEN required before any programming. |
Applications
| Industrial Control Configuration | Embedded Sensor Calibration |
|---|---|
Use Scenario: Storing PID loop parameters, alarm thresholds, and I/O mapping in PLC modules and motor drives. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during field updates via MCU's Microwire peripheral. Use Value: Ensures consistent operation after power loss; 1M endurance supports decades of field recalibration cycles. |
Use Scenario: Retaining factory-trimmed offset/gain coefficients for analog sensor front-ends (e.g., pressure, temperature). IC Role / Device Role / Timing Role: Calibration data store read once at boot; written only during production test or field service. Use Value: Eliminates need for external trimming components; 200-year retention guarantees accuracy over product lifetime. |
| Legacy Microcontroller Boot Parameters | Consumer Appliance Settings Storage |
Use Scenario: Holding bootloader jump address, firmware version ID, and secure boot flags in 8-bit MCU-based systems. IC Role / Device Role / Timing Role: Early-boot memory mapped via bit-banged GPIO or dedicated Microwire port. Use Value: Enables safe firmware upgrades without risking bricking; 2 ms write time allows rapid flag updates during OTA process. |
Use Scenario: Saving user preferences (e.g., timer settings, display brightness, language) in white goods and HVAC controls. IC Role / Device Role / Timing Role: Low-power background storage updated on button press or menu navigation. Use Value: 5 µA standby current extends battery life in cordless remotes; RoHS-compliant packaging meets global regulatory requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46AT-I/MNY | Wider VCC range (2.5–5.5 V); same 8-bit organization, MSOP package, and pinout. | Supports 3.3 V systems; suitable for mixed-voltage designs where 5 V rail is unavailable. | Select when interfacing with 3.3 V MCUs; verify clock timing margins at lower VCC. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1.8–5.5 V, 1 Kbit x8; different protocol, no Ready/Busy pin. | Requires SPI master; lacks hardware status polling - relies on fixed delays or software timeout. | Choose for SPI-native platforms; accept added firmware complexity for broader voltage flexibility. |
Compared with 93LC46AT-I/MNY, the 93C46AT-E/MNY offers tighter VCC tolerance but higher noise immunity at 5 V; versus AT25010B-MAHL-T, it provides deterministic status feedback and simpler timing, at the cost of interface compatibility.
Availability
93C46AT-E/MNY is available at Aetrix Electronics and suitable for industrial control configuration, embedded sensor calibration, and legacy microcontroller boot parameter storage requiring stable component supply across extended product lifecycles.
Supply support for 93C46AT-E/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx series was designed specifically for cost-sensitive, low-power, nonvolatile memory applications in industrial and consumer electronics where Microwire interface compatibility and robust data integrity are critical.
FAQ
What is the memory organization of the 93C46AT-E/MNY?
The 93C46AT-E/MNY is a fixed 128 × 8-bit (1 Kbit) EEPROM with no ORG pin - confirming it is a '93C46A' variant. It does not support x16 mode or dynamic word-size selection. All instructions, addresses, and data transfers operate strictly in 8-bit format, with 7-bit addressing (A6–A0) and 8-bit data payloads for READ and WRITE operations.
Does the 93C46AT-E/MNY support 3.3 V operation?
No, the 93C46AT-E/MNY requires a minimum VCC of 4.5 V and operates only within 4.5–5.5 V. Its power-on reset threshold is 3.8 V, meaning operation below 4.5 V risks data corruption or functional failure. For 3.3 V systems, consider the pin-compatible 93LC46AT-I/MNY (2.5–5.5 V range) or SPI alternatives like AT25010B.
How is Ready/Busy status monitored on the 93C46AT-E/MNY?
Ready/Busy status is signaled on the DO pin: logic low indicates an erase or write operation is in progress; logic high means the device is ready. To poll status, bring CS high after ≥250 ns low time (TCSL), then sample DO. The device enters High-Z state on CS falling edge, so status must be checked while CS is high.
What is the purpose of the NC pins on the 93C46AT-E/MNY MSOP package?
Pins 6 and 7 on the 93C46AT-E/MNY (MSOP package) are No Connect (NC) terminals - internally unconnected and electrically isolated. They must remain unconnected or tied to VSS per Microchip layout guidance; routing traces or adding capacitors to these pins may cause signal integrity issues or violate qualification testing.
Is the 93C46AT-E/MNY compatible with SPI interfaces?
No, the 93C46AT-E/MNY uses a proprietary Microwire-compatible 3-wire interface (CS, CLK, DI/DO) and is not SPI-compatible. It lacks separate SI/SO lines, CPOL/CPHA configuration, and SPI command structure. Direct connection to SPI masters requires bit-banging or protocol translation; native SPI EEPROMs like AT25010B are recommended for SPI-based designs.
93C46AT-E/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
93C46AT-E/MNY FAQ
1.How can I place an order for 93C46AT-E/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46AT-E/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46AT-E/MNY reliable?
The price and inventory of 93C46AT-E/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46AT-E/MNY is usually 5 days.
3.What payment methods are accepted for 93C46AT-E/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46AT-E/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46AT-E/MNY?
93C46AT-E/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46AT-E/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46AT-E/MNY?
For technical support, including 93C46AT-E/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46AT-E/MNY requirements.
6.How does Aetrix verify that 93C46AT-E/MNY is sourced from the original manufacturer or authorized distributors?
All 93C46AT-E/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46AT-E/MNY meets industry standards.
7.What is the process for return or replacement of 93C46AT-E/MNY?
All 93C46AT-E/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 93C46AT-E/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46AT-E/MNY part is unused and in its original packaging.
Return procedure for 93C46AT-E/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46AT-E/MNY Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
