Microchip Technology 93C46AT-E/ST
- Part No.:
- 93C46AT-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93C46AT-E/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46AT-E/ST from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, industrial temperature grade (–40°C to +85°C), and Pb-free SOIC-8 package. It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin - used for configuration storage in embedded microcontroller systems.
For engineers reviewing the 93C46AT-E/ST datasheet, 93C46AT-E/ST pinout, 93C46AT-E/ST application, or 93C46AT-E/ST equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), 2 ms program cycle time, 1 million erase/write endurance, 200-year data retention, and compatibility with legacy Microwire controllers in space-constrained industrial control modules.
Technical Context
The 93C46AT-E/ST implements a synchronous serial Microwire interface with CS, CLK, and DI/DO lines - no ORG pin (dedicated x8 mode). Its internal architecture includes an address decoder, data register, mode decode logic, and output buffer, enabling instruction-based operations including READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS.
It uses CMOS EEPROM technology with on-chip charge pump for write/erase; all programming requires prior EWEN command and is inhibited below VCC = 3.8 V. Timing is defined by TCKH/TCKL minima (250 ns/200 ns at 4.5–5.5 V), and DO provides status polling during self-timed 2 ms write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit) - fixed x8 organization; no ORG pin; supports byte-level writes. |
| VCC range | 4.5 V to 5.5 V - operation disabled below 3.8 V; ensures robustness in noisy 5 V systems. |
| Write cycle time | 2 ms (typical) - self-timed auto-erase-and-write; eliminates need for external timing control. |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, VCC = 5.0 V; suitable for frequent calibration storage. |
| Data retention | 200 years - guaranteed under industrial temperature range; enables long-life field deployment. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - compatible with legacy MCU peripherals without SPI conversion logic. |
| Temp range | –40°C to +85°C (Industrial grade) - qualified per AEC-Q100 not required; intended for non-automotive industrial use. |
Pinout & Package
93C46AT-E/ST is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with Pb-free Matte Tin finish (ST suffix), pin-compatible with industry-standard 150-mil SOIC footprint. Pin 1 marked by laser dot; exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby but completes ongoing write. |
| CLK (Pin 2) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence for master flexibility. |
| DI (Pin 3) | Data Input | Accepts Start bit, opcodes (e.g., 01 for WRITE), 7-bit address, and 8-bit data; high-impedance when unused. |
| DO (Pin 4) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge; requires CS high ≥250 ns to sample status. |
| VSS (Pin 5) | Ground | Reference for all I/O and internal circuitry; must be low-impedance connection to system ground plane. |
| NC (Pin 6) | No Connect | Internally unconnected; must be left floating or tied to VSS/VCC per layout best practice - no functional role. |
| VCC (Pin 8) | Power Supply | 4.5–5.5 V supply; internal voltage detector disables operation below ~3.8 V to prevent partial writes. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing components; 2 ms typical cycle ensures deterministic firmware delay budgeting. |
| Automatic ERAL before WRAL | Guarantees full-array erase prior to bulk write - prevents stale data corruption without software intervention. |
| Power-on/off data protection | Hardware lockout below VCC = 3.8 V prevents inadvertent writes during brown-out or power ramp-up. |
| Ready/Busy status on DO | Enables polling-based write completion detection - avoids fixed delays and improves system responsiveness. |
| 128 × 8-bit fixed organization | Simplifies address decoding and firmware logic; no ORG pin routing or level-setting required. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers operating in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed infrequently during commissioning or maintenance; reads dominate, writes occur only after parameter changes. Use Value: 200-year data retention ensures calibration integrity over equipment lifetime; 1M endurance supports decades of field updates. | Use Scenario: Holding sensor offset/gain coefficients and safety-critical operational limits in portable diagnostic instruments. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-regulated calibration parameters; accessed at power-up and during self-test sequences. Use Value: Power-on data protection prevents corruption during battery swaps; 4.5–5.5 V range matches regulated 5 V rails in medical-grade power supplies. |
| Consumer Appliance Settings Retention | Automotive Body Control Module (Non-Safety) |
Use Scenario: Preserving user preferences (e.g., temperature setpoints, display brightness) across AC power cycles in HVAC and kitchen appliances. IC Role / Device Role / Timing Role: Low-power serial EEPROM interfaced directly to 8-bit microcontrollers; writes triggered only on UI change events. Use Value: 1 µA standby current minimizes energy drain; SOIC-8 package fits compact PCB layouts with standard pick-and-place tooling. | Use Scenario: Storing mirror/window position memory and lighting configuration in non-safety-critical body electronics modules. IC Role / Device Role / Timing Role: Secondary configuration store for convenience features; communicates via discrete Microwire bus isolated from CAN network. Use Value: Industrial temp range (–40°C to +85°C) covers under-hood ambient extremes; RoHS-compliant Pb-free finish meets automotive sourcing requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46AT-I/SN | Wider VCC range (2.5–5.5 V); same 128×8 organization; SOIC-8 package; Industrial temp. | Supports 3.3 V systems; lacks 93C46AT-E/ST's 4.5–5.5 V noise immunity and higher VCC lockout threshold (3.8 V vs. 1.5 V). | Select for mixed-voltage designs or where lower VCC operation is required; verify system noise margin at 2.5 V. |
| AT25010B-SSHL-T | SPI interface (4-wire), 1 Kbit (128×8), 1.8–5.5 V, SOIC-8; no Ready/Busy pin - relies on WIP flag polling. | Requires SPI peripheral instead of Microwire; different instruction set and timing; no dedicated DO status line. | Choose when migrating to SPI-based platforms; rework firmware for SPI protocol and status checking via STATUS register. |
Compared with 93LC46AT-I/SN, the 93C46AT-E/ST offers superior noise immunity in 5 V industrial environments due to its higher VCC lockout (3.8 V), while versus AT25010B-SSHL-T, it retains hardware-compatible Microwire timing and direct DO status signaling - reducing firmware complexity in legacy controller designs.
Availability
93C46AT-E/ST is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, consumer appliance settings retention, and automotive body electronics requiring stable component supply, long-term obsolescence management, and RoHS-compliant sourcing.
Supply support for 93C46AT-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The 93Cxx series was designed specifically for cost-sensitive, low-power serial EEPROM applications in industrial and consumer electronics - emphasizing reliability, ease of integration, and compatibility with legacy Microwire controllers.
FAQ
What is the memory organization of the 93C46AT-E/ST?
The 93C46AT-E/ST has a fixed 128 × 8-bit (1 Kbit) organization with no ORG pin - it operates exclusively in x8 mode. Unlike 'C' variants, it does not support x16 configuration. This simplifies PCB layout and firmware addressing, as only 7 address bits (A6–A0) are required for full memory access. The 93C46AT-E/ST datasheet confirms this in the Device Selection Table and Pin Function Table.
Does the 93C46AT-E/ST require an external pull-up resistor on the DO pin?
No, the 93C46AT-E/ST does not require an external pull-up on DO. The DO pin actively drives high/low during READ or Ready/Busy status reporting and enters High-Z when inactive. However, if DI and DO are shorted (shared bus), a current-limiting resistor (~10 kΩ) is recommended between them to prevent bus conflict during the dummy zero phase of READ, as specified in Section 2.2 of the 93C46AT-E/ST datasheet.
What is the minimum VCC required for reliable write operation of the 93C46AT-E/ST?
The 93C46AT-E/ST requires VCC ≥ 4.5 V for all write operations, and its internal voltage detector inhibits programming below ~3.8 V. This ensures valid charge pump operation and prevents partial writes during brown-out conditions. The 93C46AT-E/ST Electrical Characteristics table (D11) specifies VPOR = 3.8 V (max), and AC timing parameters (e.g., TWC = 2 ms) are guaranteed only within the 4.5–5.5 V range.
Can the 93C46AT-E/ST be used in automotive applications?
The 93C46AT-E/ST is rated for Industrial temperature (–40°C to +85°C), not Automotive (–40°C to +125°C). While it may function in some under-dash locations, it is not qualified to AEC-Q100 and lacks the extended temperature validation, enhanced ESD robustness (>8 kV HBM), or automotive-specific qualification testing required for safety-critical or engine-compartment automotive use. For such applications, consider the 93C46BT-E/ST (E-temp) variant instead.
How does the Ready/Busy status work on the 93C46AT-E/ST DO pin?
During an erase or write cycle, the 93C46AT-E/ST asserts Ready/Busy status on the DO pin: DO = low indicates programming in progress; DO = high means complete. To read status, CS must be brought high for ≥250 ns after the initial CS low period (TCSL), then sampled on subsequent CLK edges. The 93C46AT-E/ST remains in High-Z on DO if CS stays low throughout the cycle - status polling requires active CS toggling.
93C46AT-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93C46AT-E/ST FAQ
1.How can I place an order for 93C46AT-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46AT-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46AT-E/ST reliable?
The price and inventory of 93C46AT-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46AT-E/ST is usually 5 days.
3.What payment methods are accepted for 93C46AT-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46AT-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46AT-E/ST?
93C46AT-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46AT-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46AT-E/ST?
For technical support, including 93C46AT-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46AT-E/ST requirements.
6.How does Aetrix verify that 93C46AT-E/ST is sourced from the original manufacturer or authorized distributors?
All 93C46AT-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46AT-E/ST meets industry standards.
7.What is the process for return or replacement of 93C46AT-E/ST?
All 93C46AT-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93C46AT-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46AT-E/ST part is unused and in its original packaging.
Return procedure for 93C46AT-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46AT-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
