My Inquiry
My Account
Microchip Technology 93C46AT-I/MC
- Part No.:
- 93C46AT-I/MC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
93C46AT-I/MC.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:6,318
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46AT-I/MC from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating at 4.5–5.5 V, rated for industrial temperature (−40°C to +85°C), and packaged in an 8-lead 2×3 DFN (MC). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93C46AT-I/MC datasheet, 93C46AT-I/MC pinout, 93C46AT-I/MC application, or 93C46AT-I/MC equivalent, this page delivers verified electrical specs, package mapping, functional timing behavior, real-world use scenarios, and validated alternative parts - all grounded in Microchip's DS20001749K datasheet and official packaging documentation.
Technical Context
The 93C46AT-I/MC implements a synchronous serial Microwire interface with CS, CLK, DI, and DO pins; it lacks an ORG pin (as confirmed by Device Selection Table and Pin Function Table), fixing its organization to 128 × 8-bit. Its internal logic requires a Start bit (CS high + DI high on CLK rising edge) to initiate instruction decoding.
Write operations are initiated by the rising edge of CLK on the final data bit (per Figure 2-9 and Section 2.8), differing from 93AA/93LC variants. Erase All (ERAL) and Write All (WRAL) require VCC ≥ 4.5 V and execute fully self-timed cycles (TEC = 6 ms, TWL = 15 ms), with DO providing polled Ready/Busy status after minimum TCSL (250 ns).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit); fixed x8 organization - no ORG pin, no word-size reconfiguration. |
| VCC range | 4.5 V to 5.5 V; below 4.5 V, ERAL/WRAL disabled and write protection active per VPOR = 3.8 V. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO); no SPI or I²C protocol support. |
| Write endurance | 1,000,000 erase/write cycles - enables long-term field calibration or firmware parameter logging. |
| Data retention | Greater than 200 years at 25°C - suitable for unattended industrial equipment with multi-decade service life. |
| Max clock frequency | 3 MHz at VCC ≥ 4.5 V - supports fast configuration loading without CPU overhead. |
| Standby current | 1 µA (I-temp); enables battery-backed operation in low-power sensor nodes. |
Pinout & Package
93C46AT-I/MC uses an 8-lead 2×3 mm DFN package (Microchip designation "MC"), with exposed pad (optional VSS connection), Pb-free Matte Tin finish, and pin 1 identified by laser mark. Pin functions are identical to standard 8-pin SOIC/PDIP layout but in compact DFN form factor.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby but allows ongoing write completion. |
| 2 (CLK) | Serial Clock | Positive-edge synchronous timing; rising edge clocks in opcode/address/data; rising edge on final data bit triggers write cycle (93C-specific behavior). |
| 3 (DI) | Data Input | Accepts Start bit, opcodes (e.g., 01 for WRITE), 7-bit address, and 8-bit data; no internal pull-up/down. |
| 4 (DO) | Data Output / Status | Outputs read data on rising CLK edge; outputs low = Busy, high = Ready during erase/write; high-Z when CS low or not reading. |
| 5 (NC) | No Connection | Internally unconnected; must be left floating or tied to VSS/VCC per board layout best practice - no functional impact. |
| 6 (ORG) | No Connection | Not bonded in 93C46A/B devices; pin 6 is NC - confirms fixed 8-bit organization and eliminates external configuration logic. |
| 7 (VSS) | Ground | Reference for all I/O and internal circuitry; exposed pad may be connected to PCB ground plane for thermal and EMI performance. |
| 8 (VCC) | Power Supply | 4.5–5.5 V only; internal voltage detect (VPOR = 3.8 V) blocks writes if VCC drops below threshold. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control - write completes autonomously in ≤2 ms (TWC), freeing MCU resources. |
| Automatic ERAL before WRAL | Guarantees full array erase prior to bulk write - prevents stale data corruption without software intervention. |
| Power-on/off data protection | Hardware-level lockout below VPOR = 3.8 V - prevents partial writes during brown-out or hot-plug events. |
| Ready/Busy polling via DO | Enables non-blocking firmware design - MCU can perform other tasks while checking DO level for completion. |
| 1,000,000 endurance cycles | Supports daily parameter updates for >2,700 years - exceeds lifetime requirements for industrial controllers and medical devices. |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) Trim Settings |
|---|---|
Use Scenario: Storing calibrated I/O thresholds, PID coefficients, and user-defined alarm limits in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed infrequently (<10 writes/day) via MCU's GPIO-banged Microwire interface during commissioning or maintenance. Use Value: Ensures deterministic startup behavior after power loss; 200-year data retention eliminates need for battery backup or periodic refresh. | Use Scenario: Retaining seat/mirror position memory, lighting dimming profiles, and door lock preferences across ignition cycles in 12 V automotive BCMs. IC Role / Device Role / Timing Role: Dedicated 8-bit serial EEPROM interfaced to 8-bit MCU with limited peripheral count; operates within 4.5–5.5 V battery rail. Use Value: Meets AEC-Q100 stress requirements for I-temp grade; 1M endurance supports dealership reprogramming and end-user customization over vehicle lifetime. |
| Medical Infusion Pump Calibration Data | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Holding flow-rate calibration constants, sensor offset corrections, and safety-critical dose limits updated during regulatory-mandated recalibration every 6 months. IC Role / Device Role / Timing Role: Tamper-resistant, low-power memory element isolated from main processor bus; accessed only during secure calibration mode. Use Value: Hardware write-protection (EWDS/EWEN) and VPOR-based brown-out immunity prevent accidental overwrite during field service. | Use Scenario: Storing field-deployed firmware patches and tariff table updates in utility-grade electricity meters with 10+ year deployment horizon. IC Role / Device Role / Timing Role: Secondary boot memory holding validated patch images; read at power-up before main flash execution. Use Value: 200-year retention and 1M endurance ensure patch integrity across meter lifetime without replacement; DFN package enables compact PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46AT-I/MC | VCC range 2.5–5.5 V; supports wider supply flexibility; same 128×8 organization and MC package. | Preferred where system rail varies (e.g., Li-ion powered portable devices); not suitable for strict 5 V-only designs due to lower VPOR (1.5 V). | Select 93LC46AT-I/MC if supply voltage may dip below 4.5 V; otherwise, 93C46AT-I/MC offers tighter voltage lockout for robustness in fixed 5 V systems. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit (128×8), 1.8–5.5 V, 20 MHz max clock; different command set and no Ready/Busy pin. | Requires SPI peripheral and software polling delay instead of hardware DO status; better for high-speed burst reads. | Choose AT25010B-MAHL-T only if SPI is already implemented and higher throughput is needed; avoid if DO-based polling is required for deterministic timing. |
Compared with 93LC46AT-I/MC and AT25010B-MAHL-T, the 93C46AT-I/MC provides stricter 4.5–5.5 V operation and hardware Ready/Busy signaling - critical for safety-critical 5 V systems where voltage margin and write confirmation timing are non-negotiable.
Availability
93C46AT-I/MC is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93C46AT-I/MC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx series was designed specifically for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with minimal pin count and simple firmware integration - targeting industrial, automotive, and medical applications.
FAQ
What is the memory organization of the 93C46AT-I/MC?
The 93C46AT-I/MC has a fixed 128 × 8-bit (1 Kbit) organization. Unlike 'C'-suffix variants (e.g., 93C46C), it lacks an ORG pin - confirmed by the Device Selection Table and Pin Function Table - so word size cannot be selected; it operates exclusively in x8 mode with no x16 capability.
Does the 93C46AT-I/MC support SPI or I²C communication?
No, the 93C46AT-I/MC supports only Microwire-compatible 3-wire serial communication (CS, CLK, DI, DO). It does not implement SPI framing (no SS/CS slave select reuse), lacks I²C addressing, and requires Start-bit detection - making it incompatible with standard SPI or I²C controllers without bit-banging firmware.
What is the minimum VCC required for ERAL and WRAL operations on the 93C46AT-I/MC?
The 93C46AT-I/MC requires VCC ≥ 4.5 V for proper ERAL and WRAL operation, as explicitly stated in Figures 2-3, 2-4, 2-10, and 2-11 and reinforced by the VPOR specification of 3.8 V. Below 4.5 V, these commands are inhibited and will not execute.
How is Ready/Busy status signaled on the 93C46AT-I/MC?
Ready/Busy status is signaled on the DO pin: DO = low indicates programming is in progress; DO = high indicates completion. This requires CS to be brought high for ≥250 ns after TCSL, and DO returns to high-Z when CS goes low - enabling efficient polled operation without dedicated status lines.
Is the exposed pad on the 93C46AT-I/MC's DFN package electrically connected?
Yes, the exposed pad on the 93C46AT-I/MC (MC package) may be connected to VSS for improved thermal dissipation and EMI performance, or left floating - per Microchip Package Drawing Note 1. It is not electrically required but recommended for industrial environments with sustained write activity.
93C46AT-I/MC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x3)
93C46AT-I/MC FAQ
1.How can I place an order for 93C46AT-I/MC through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46AT-I/MC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46AT-I/MC reliable?
The price and inventory of 93C46AT-I/MC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46AT-I/MC is usually 5 days.
3.What payment methods are accepted for 93C46AT-I/MC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46AT-I/MC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46AT-I/MC?
93C46AT-I/MC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46AT-I/MC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46AT-I/MC?
For technical support, including 93C46AT-I/MC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46AT-I/MC requirements.
6.How does Aetrix verify that 93C46AT-I/MC is sourced from the original manufacturer or authorized distributors?
All 93C46AT-I/MC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46AT-I/MC meets industry standards.
7.What is the process for return or replacement of 93C46AT-I/MC?
All 93C46AT-I/MC units undergo pre-shipment inspection (PSI). If there is an issue with 93C46AT-I/MC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46AT-I/MC part is unused and in its original packaging.
Return procedure for 93C46AT-I/MC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46AT-I/MC Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
