My Inquiry
My Account
Microchip Technology 93C46AT-I/MS
- Part No.:
- 93C46AT-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93C46AT-I/MS.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,081
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46AT-I/MS from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating over 4.5–5.5 V supply, rated for industrial temperature (−40°C to +85°C), and housed in an 8-lead MSOP package. It features self-timed erase/write cycles, automatic ERAL before WRAL, and Ready/Busy status via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93C46AT-I/MS datasheet, 93C46AT-I/MS pinout, 93C46AT-I/MS application, or 93C46AT-I/MS equivalent, key selection criteria include voltage range compatibility (4.5–5.5 V), 8-bit fixed organization (no ORG pin), industrial temp rating, MSOP footprint, and Microwire protocol timing compliance.
Technical Context
The 93C46AT-I/MS implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins. It uses dedicated 8-bit organization (no ORG pin), eliminating external configuration logic. All instructions - READ, WRITE, ERASE, ERAL, WRAL - are initiated by a Start bit followed by opcode, address, and data bits clocked on CLK rising edges.
Its internal architecture includes auto-erase-before-write, power-on/off data protection, and a hardware-level EWEN/EWDS write-protection state machine. The DO pin serves dual function: serial data output during READ and Ready/Busy status indicator during programming - requiring CS high ≥250 ns after TCSL to sample status.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit); fixed x8 organization - no ORG pin required, simplifying PCB layout and firmware initialization. |
| VCC range | 4.5 V to 5.5 V; supports legacy 5 V systems only - not compatible with 3.3 V or 2.5 V rails without level shifting. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO); requires no additional control lines or protocol translation. |
| Write cycle time | 2 ms typical (TWC); enables fast field updates without blocking host MCU for extended periods. |
| Data retention | >200 years at 25°C; ensures long-term reliability in unattended or maintenance-free applications. |
| Endurance | 1,000,000 erase/write cycles; suitable for frequent parameter logging or calibration storage. |
| Temp range | −40°C to +85°C (Industrial grade); validated across full range - no derating needed for standard industrial environments. |
Pinout & Package
8-lead MSOP (Micro Small Outline Package), 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed pad optional (VSS or floating). Pin 1 marked by laser dot; pin 1 ID corner defined per JEDEC MO-187.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby but allows ongoing write completion. |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence without corruption. |
| DI | Data Input | Accepts Start bit, opcodes, addresses, and write data; shares signal path with DO in bidirectional configurations (requires series resistor). |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS low or during non-read operations. |
| VSS | Ground | Reference for all I/O and internal logic; connected to exposed pad in MSOP for thermal and noise performance. |
| NC | No Connection | Pin 7 is unconnected internally - must be left floating or tied to VSS per layout best practice; not usable as GPIO. |
| VCC | Power Supply | 4.5–5.5 V only; internal POR triggers at ~3.8 V - prevents spurious writes during brown-out conditions. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control or polling delays beyond DO status check - reduces firmware overhead. |
| Automatic ERAL before WRAL | Guarantees full-array erase prior to bulk write - prevents partial-data corruption during firmware update sequences. |
| Power-on/off data protection | Hardware lockout below 3.8 V VCC - blocks accidental writes during power ramp-up/down without software intervention. |
| Ready/Busy status on DO | Enables efficient polling instead of fixed delay waits - improves system responsiveness and deterministic timing. |
| 128 × 8-bit fixed organization | Removes ORG pin dependency - simplifies schematic design, eliminates external pull-up/down resistors, and avoids configuration errors. |
Applications
| Industrial Sensor Calibration | Consumer Appliance Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients in HVAC controllers or pressure transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration memory holding trim values accessed at boot; updated only during service calibration. Use Value: Ensures measurement accuracy across temperature and lifetime without requiring battery-backed RAM or external MCU flash management. | Use Scenario: Retaining user preferences (e.g., cooking mode, timer settings) in microwave ovens or washing machines after power loss. IC Role / Device Role / Timing Role: Standalone parameter store interfaced directly to appliance MCU via Microwire; written infrequently but read at every power-on. Use Value: Delivers persistent, low-power, high-reliability storage without MCU flash wear or complex wear-leveling firmware. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
Use Scenario: Saving seat/mirror position presets and lighting profiles in vehicle BCMs compliant with AEC-Q100 Class 2 (−40°C to +105°C). IC Role / Device Role / Timing Role: Dedicated EEPROM for user-specific settings; accessed via SPI-to-Microwire bridge or native Microwire-capable MCU peripheral. Use Value: Meets automotive qualification requirements while providing deterministic 2 ms write latency and >200-year data retention. | Use Scenario: Storing calibration constants and usage logs in portable ECG monitors or infusion pumps requiring FDA-grade traceability. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for regulatory-critical parameters; accessed under controlled firmware supervision with EWEN/EWDS enforcement. Use Value: Supports audit-ready data integrity through hardware write protection, 1M-cycle endurance, and RoHS-compliant Pb-free packaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46AT-I/MS | 2.5–5.5 V VCC range; same 128 × 8-bit organization and MSOP-8 package; supports extended temp (−40°C to +125°C) in E-grade variants. | Better suited for mixed-voltage systems or designs requiring wider supply tolerance; identical pinout and instruction set. | Select when 3.3 V compatibility or automotive-grade operation is needed - no firmware or layout changes required. |
| AT25010B-MAHL-T | 1 Kbit SPI interface (4-wire), 1.8–5.5 V, 8-lead SOIC; lacks Ready/Busy pin - relies on fixed 5 ms write timeout. | Requires SPI master instead of Microwire; no DO status polling - increases MCU idle time during writes. | Choose for SPI-native designs where protocol flexibility outweighs deterministic timing; verify timing margins for 5 ms worst-case writes. |
Compared with 93LC46AT-I/MS, the 93C46AT-I/MS offers tighter VCC control (4.5–5.5 V only) and guaranteed 2 ms write time but lacks 3.3 V support; versus AT25010B-MAHL-T, it provides faster, status-driven writes and Microwire compatibility but requires dedicated 3-wire controller support.
Availability
93C46AT-I/MS is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, and automotive body control modules requiring stable component supply, long-term obsolescence planning, and RoHS-compliant sourcing.
Supply support for 93C46AT-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx family was designed specifically for cost-sensitive, low-power embedded systems requiring reliable, small-footprint serial EEPROM - emphasizing simplicity, robustness, and Microwire protocol interoperability.
FAQ
What is the memory organization of the 93C46AT-I/MS?
The 93C46AT-I/MS has a fixed 128 × 8-bit organization - meaning it provides 128 bytes of addressable memory with 8-bit-wide data access. Unlike 'C' variants, it does not feature an ORG pin; this eliminates configuration ambiguity and simplifies hardware design. This organization is confirmed in the Device Selection Table and Pin Function Table of DS20001749K, where 93C46A devices are explicitly listed as "no ORG" and "8-bit".
Does the 93C46AT-I/MS support 3.3 V operation?
No, the 93C46AT-I/MS does not support 3.3 V operation. Its specified VCC range is strictly 4.5 V to 5.5 V, as documented in the Device Selection Table and Electrical Characteristics section of DS20001749K. Attempting to operate below 4.5 V may result in unreliable writes or failure to exit power-on reset - the internal voltage detect (VPOR) threshold is 3.8 V, but functional operation requires ≥4.5 V.
What is the maximum clock frequency supported by the 93C46AT-I/MS?
The 93C46AT-I/MS supports a maximum clock frequency of 3 MHz when VCC is 4.5 V to 5.5 V, as specified in Table 1-2 (AC Characteristics, Param. A1). This applies to all instructions including READ, WRITE, and ERASE. At lower voltages, the max frequency drops - but since 93C46A devices require ≥4.5 V, 3 MHz is the operational ceiling for the 93C46AT-I/MS.
How is write protection implemented in the 93C46AT-I/MS?
Write protection in the 93C46AT-I/MS is implemented via hardware-enabled EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) commands. The device powers up in EWDS mode, blocking all erase/write operations until EWEN is issued. After any write, executing EWDS restores protection - preventing accidental overwrites. This mechanism is independent of VCC monitoring and is detailed in Section 2.6 of DS20001749K.
Is the 93C46AT-I/MS RoHS compliant and lead-free?
Yes, the 93C46AT-I/MS is RoHS compliant and features a Pb-free Matte Tin (Sn) finish, as stated in the Features section and Packaging Information of DS20001749K. All packages - including the MSOP variant - are explicitly noted as "Pb-free (Matte Tin) finish", and the part marking includes the JEDEC "3e" Pb-free designation per Microchip's packaging specification.
93C46AT-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93C46AT-I/MS FAQ
1.How can I place an order for 93C46AT-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46AT-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46AT-I/MS reliable?
The price and inventory of 93C46AT-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46AT-I/MS is usually 5 days.
3.What payment methods are accepted for 93C46AT-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46AT-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46AT-I/MS?
93C46AT-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46AT-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46AT-I/MS?
For technical support, including 93C46AT-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46AT-I/MS requirements.
6.How does Aetrix verify that 93C46AT-I/MS is sourced from the original manufacturer or authorized distributors?
All 93C46AT-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46AT-I/MS meets industry standards.
7.What is the process for return or replacement of 93C46AT-I/MS?
All 93C46AT-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 93C46AT-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46AT-I/MS part is unused and in its original packaging.
Return procedure for 93C46AT-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46AT-I/MS Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
