My Inquiry
My Account
Microchip Technology 93C46B-E/MS
- Part No.:
- 93C46B-E/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93C46B-E/MS.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46B-E/MS from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, and industrial/automotive temperature support (–40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL/WRAL, Ready/Busy status via DO pin, and RoHS-compliant MSOP-8 packaging - used for configuration storage in automotive control modules and industrial sensor nodes.
For engineers reviewing the 93C46B-E/MS datasheet, 93C46B-E/MS pinout, 93C46B-E/MS application, or 93C46B-E/MS equivalent, key selection criteria include its fixed 16-bit word organization (no ORG pin), 2 ms program cycle time, 1 million endurance cycles, >200-year data retention, and compatibility with legacy Microwire host controllers requiring deterministic timing and nonvolatile parameter storage.
Technical Context
The 93C46B-E/MS implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin (dedicated x16 mode). Its internal architecture includes an address decoder, data register, and output buffer, enabling sequential read and auto-erase-before-write operation without external timing control.
It operates exclusively in 4.5–5.5 V VCC range with power-on data protection triggered at ~3.8 V. Programming is enabled only after explicit EWEN command; all write/erase operations are self-timed and signaled via DO pin high/low state during CS high, with TCSL ≥250 ns required between instructions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (64 words × 16 bits) - fixed x16 organization; no ORG pin; supports 16-bit data transfers per address. |
| VCC Range | 4.5 V to 5.5 V - requires stable regulated supply; POR threshold at 3.8 V ensures data integrity during brown-out. |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, VCC = 5.0 V; enables long-term field calibration storage. |
| Data Retention | Greater than 200 years - specified at 25°C; guarantees firmware/config persistence over product lifetime. |
| Program Cycle Time | 2 ms - self-timed erase+write for single-word or WRAL; eliminates need for external delay timers. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - compatible with legacy microcontrollers lacking SPI hardware. |
| Temperature Range | –40°C to +125°C (Automotive E-grade) - qualified for under-hood and motor-control applications. |
Pinout & Package
93C46B-E/MS is housed in an 8-lead MSOP (Mini Small Outline Package) with 3.0 mm × 3.0 mm body, 0.65 mm lead pitch, and Pb-free Matte Tin finish. Pin 1 marked by laser dot; exposed pad optional (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby (ICCS ≤5 µA). |
| 2 (CLK) | Serial Clock | Synchronizes opcode/address/data transfer on rising edge; stoppable mid-sequence; no clock required during self-timed write. |
| 3 (DI) | Data Input | Accepts Start bit, opcode (2-bit), address (6-bit), and data (16-bit); tied high during Start condition detection. |
| 4 (DO) | Data Output / Status | Outputs 16-bit read data or Ready/Busy status (low = busy); enters High-Z when CS low or during non-read states. |
| 5 (VSS) | Ground | Reference for all I/O and internal logic; must be low-impedance connection to minimize noise coupling. |
| 6 (NC) | No Internal Connection | Unbonded pad; must be left floating or tied to VSS - no functional role; not usable as ORG or auxiliary signal. |
| 7 (VCC) | Power Supply | 4.5–5.5 V input; powers internal logic, memory array, and charge pump; decoupling capacitor required near pin. |
| 8 (NC) | No Internal Connection | Unbonded pad; no internal connection; must be left floating or tied to VSS per layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates external timing circuitry; 2 ms guaranteed completion (93C series); reduces firmware overhead and BOM cost. |
| Automatic ERAL before WRAL | Ensures full-array write reliability without separate erase command; simplifies firmware implementation of factory reset. |
| Ready/Busy Status on DO | Enables polling-based programming flow without interrupts or timers; avoids blocking delays in real-time systems. |
| Power-On/Off Data Protection | Hardware lockout below 3.8 V VCC prevents corruption during power ramp-up/down; critical for automotive cold-cranking. |
| Erase/Write Enable/Disable (EWEN/EWDS) | Prevents accidental writes during normal operation; EWDS defaults on power-up; adds layer of firmware safety. |
Applications
| Automotive Engine Control Unit (ECU) | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing calibrated fuel injection timing maps and fault codes in engine management systems subject to wide temperature swings and vibration. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to 8-bit MCU via Microwire; provides deterministic 2 ms write latency. Use Value: 125°C rating and 1M endurance ensure reliable reprogramming over 15+ year vehicle life without wear leveling. |
Use Scenario: Retaining I/O module calibration offsets and user-defined ladder logic parameters in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Serial EEPROM acting as persistent parameter store; accessed during boot and runtime via polled DO status. Use Value: Self-timed WRAL enables full-parameter reset in <15 ms; RoHS-compliant MSOP-8 fits space-constrained DIN-rail mount PCBs. |
| Medical Infusion Pump Calibration | Smart Meter Firmware Patch Storage |
Use Scenario: Holding dose calibration coefficients and safety-critical alarm thresholds in battery-powered infusion pumps requiring long-term data integrity. IC Role / Device Role / Timing Role: Low-power nonvolatile memory (ICCS ≤5 µA) storing regulatory-mandated calibration data; accessed infrequently but with absolute reliability. Use Value: >200-year data retention meets ISO 13485 requirements; 4.5–5.5 V range aligns with regulated 5 V rails in medical power supplies. |
Use Scenario: Storing field-upgradable firmware patches and tariff tables in utility smart meters operating unattended for 10–20 years. IC Role / Device Role / Timing Role: Secure configuration EEPROM interfaced to metering SoC; supports remote update with verified WRAL/ERAL sequences. Use Value: Automotive-grade temperature range ensures operation in outdoor meter enclosures; 1M endurance supports 100+ field updates over lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-E/MS | 2.5–5.5 V VCC range; same 64×16-bit organization and MSOP-8 package; lower voltage headroom enables wider system compatibility. | Supports mixed-voltage systems (e.g., 3.3 V MCU + 5 V analog section); suitable where 4.5 V minimum is not guaranteed. | Select 93LC46B-E/MS if system VCC may dip below 4.5 V; retains identical timing, pinout, and instruction set. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1.8–5.5 V, 128×8-bit organization; different protocol, no DO status polling, higher max clock (20 MHz). | Requires SPI-capable host; lacks Ready/Busy signaling; better suited for high-throughput logging vs. deterministic config storage. | Choose AT25010B-MAHL-T only if migrating to SPI infrastructure; not drop-in replaceable due to interface and word-size mismatch. |
Compared with 93LC46B-E/MS, the 93C46B-E/MS offers tighter VCC tolerance and automotive-grade robustness at the cost of voltage flexibility; versus AT25010B-MAHL-T, it delivers deterministic Microwire timing and hardware status signaling essential for safety-critical parameter storage.
Availability
93C46B-E/MS is available at Aetrix Electronics and suitable for automotive ECU development, industrial PLC design, and medical device calibration requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 93C46B-E/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The 93Cxx family was designed specifically for cost-sensitive, low-pin-count embedded systems requiring reliable nonvolatile storage with minimal external components - targeting automotive, industrial, and consumer applications where Microwire compatibility and proven endurance are critical.
FAQ
What is the memory organization of the 93C46B-E/MS?
The 93C46B-E/MS has a fixed 64 × 16-bit (1 Kbit) organization with no ORG pin - unlike 'C' variants, it does not support x8/x16 configuration switching. All read and write operations transfer 16 bits per address, and the instruction set (READ/WRITE/ERASE) uses 6-bit addressing. This simplifies firmware design for dedicated 16-bit data paths.
Does the 93C46B-E/MS require an external pull-up resistor on the DO pin?
No, the 93C46B-E/MS does not require an external pull-up on DO. The DO pin actively drives high/low during read or Ready/Busy status reporting and enters High-Z when inactive. However, a 10 kΩ pull-down on CS is recommended per Microchip's application note to prevent spurious start conditions during power-up.
What is the minimum Chip Select low time (TCSL) required between commands for the 93C46B-E/MS?
The 93C46B-E/MS requires a minimum Chip Select low time (TCSL) of 250 ns between consecutive instructions. This ensures internal logic resets properly and prevents command overlap or misinterpretation. Violating TCSL may cause unpredictable behavior, especially during rapid sequential writes or status polling loops.
Can the 93C46B-E/MS be used with a 3.3 V microcontroller?
No - the 93C46B-E/MS operates only within 4.5–5.5 V VCC and is not 3.3 V tolerant. Its VIH1 threshold is 2.0 V minimum, but VCC must be ≥4.5 V for valid operation and guaranteed ERAL/WRAL functionality. For 3.3 V systems, consider the 93LC46B-E/MS (2.5–5.5 V) or 93AA46B-I/MS (1.8–5.5 V) instead.
How is data protection implemented during power loss in the 93C46B-E/MS?
The 93C46B-E/MS incorporates hardware-level power-loss protection: internal circuitry inhibits all write/erase operations when VCC falls below ~3.8 V (VPOR). This prevents partial writes and memory corruption during brown-out or power ramp-down - a critical feature for automotive and industrial applications where supply instability is common.
93C46B-E/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93C46B-E/MS FAQ
1.How can I place an order for 93C46B-E/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46B-E/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46B-E/MS reliable?
The price and inventory of 93C46B-E/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46B-E/MS is usually 5 days.
3.What payment methods are accepted for 93C46B-E/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46B-E/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46B-E/MS?
93C46B-E/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46B-E/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46B-E/MS?
For technical support, including 93C46B-E/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46B-E/MS requirements.
6.How does Aetrix verify that 93C46B-E/MS is sourced from the original manufacturer or authorized distributors?
All 93C46B-E/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46B-E/MS meets industry standards.
7.What is the process for return or replacement of 93C46B-E/MS?
All 93C46B-E/MS units undergo pre-shipment inspection (PSI). If there is an issue with 93C46B-E/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46B-E/MS part is unused and in its original packaging.
Return procedure for 93C46B-E/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46B-E/MS Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
