Microchip Technology 93C46C-I/MS
- Part No.:
- 93C46C-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93C46C-I/MS.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46C-I/MS from Microchip Technology Inc. is a 1 Kbit (128 × 8 or 64 × 16) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, ORG pin for runtime word-size selection, and industrial temperature range (–40°C to +85°C). It supports self-timed erase/write cycles, automatic ERAL/WRAL, and Ready/Busy status via DO pin. Used in microcontroller configuration storage, sensor calibration data retention, and power-management parameter backup.
For engineers reviewing the 93C46C-I/MS datasheet, 93C46C-I/MS pinout, 93C46C-I/MS application, or 93C46C-I/MS equivalent, this page delivers verified electrical specs, package mapping to MSOP-8, functional timing behavior, real-world use scenarios, and two validated alternative parts with documented technical and application differences.
Technical Context
The 93C46C-I/MS implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals, where instruction execution is triggered by a Start bit (CS high + DI high on CLK rising edge). Its dual-word-size capability (8-bit or 16-bit) is controlled solely by the logic level on the dedicated ORG pin - tied to VCC for x16, VSS for x8 - and is not software-configurable.
It features hardware-based data protection: power-on/off detection (VPOR = 3.8 V), automatic EWDS at power-up, and mandatory EWEN before any erase/write. Erase/write cycles are self-timed (2 ms for 93C versions), with status signaled via DO pin polling during CS high after ≥250 ns low time (TCSL), and requires VCC ≥4.5 V for ERAL/WRAL operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit or 64 × 16-bit, selectable via ORG pin) |
| VCC Range | 4.5 V to 5.5 V - defines minimum operating voltage for reliable ERAL/WRAL and VPOR threshold compliance |
| Clock Frequency | Up to 3 MHz at VCC ≥4.5 V - sets maximum SPI-like throughput for configuration writes |
| Write Cycle Time | 2 ms (typical) - determines minimum time between successive write commands without polling |
| Data Retention | >200 years at 25°C - ensures long-term calibration or setup data integrity in unpowered systems |
| Endurance | 1,000,000 erase/write cycles - supports frequent field updates in programmable logic or adaptive control firmware |
| Temperature Range | Industrial: –40°C to +85°C - qualified for embedded industrial controllers and automotive body electronics |
Pinout & Package
93C46C-I/MS is housed in an 8-lead MSOP (Mini Small Outline Package) with 0.65 mm pitch, 3.0 mm × 3.0 mm body, and exposed pad option (not connected per datasheet). Pin 1 is marked by laser dot; package is Pb-free (Matte Tin finish).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns (TCSL) between instructions; deselects device into standby but allows ongoing write completion |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence without corruption |
| DI | Data Input | Receives Start bit, opcodes, addresses, and write data; shares no internal path with DO - avoids bus conflict when externally wired together |
| DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge; status valid only after CS re-assertion post-TCSL |
| VSS | Ground | Reference for all I/O and internal logic; must be low-impedance connection to avoid timing violations |
| ORG | Organization Control | Hardware-selectable memory word size: logic high → 64 × 16-bit, logic low → 128 × 8-bit; no function on A/B variants |
| NC | No Internal Connection | Pin 7 in MSOP - electrically isolated; may be left floating or grounded for mechanical stability |
| VCC | Power Supply | 4.5–5.5 V supply; VPOR threshold at 3.8 V ensures data protection during brown-out conditions |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin word-size selection | Enables single BOM support for both 8-bit and 16-bit host interfaces without firmware changes or multiple SKUs |
| Self-timed 2 ms erase/write | Eliminates need for external timing circuitry or software delay loops - simplifies host driver implementation |
| Ready/Busy status on DO | Allows non-blocking polling during programming - critical for real-time systems requiring deterministic response latency |
| Auto-ERAL before WRAL | Guarantees full array readiness before bulk write, preventing partial-write corruption without explicit erase command |
| Power-on data protection | Hardware VPOR lockout below 3.8 V prevents spurious writes during power ramp-up or brown-out recovery |
| 1M endurance & 200-year retention | Validated for mission-critical applications like energy metering firmware storage and medical device calibration archives |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) Parameter Backup |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers that undergo field reconfiguration. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via MCU's Microwire peripheral during boot and runtime updates. Use Value: ORG pin flexibility allows same 93C46C-I/MS to serve both legacy 8-bit MCUs and newer 16-bit controllers in same product line. |
Use Scenario: Retaining door lock settings, mirror position memory, and lighting profiles across vehicle ignition cycles. IC Role / Device Role / Timing Role: Low-power serial EEPROM interfaced to 8-bit automotive MCU; accessed only during initialization or user input events. Use Value: 200-year data retention and –40°C to +85°C rating ensure reliability over full vehicle lifetime without refresh cycles. |
| Medical Infusion Pump Calibration Data | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Holding factory-calibrated flow rate coefficients and sensor offset values subject to regulatory traceability requirements. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory storing safety-critical parameters; accessed under controlled diagnostic mode. Use Value: Hardware write protection (EWDS/EWEN) and VPOR prevent accidental overwrite during power transients or ESD events. |
Use Scenario: Storing field-deployed firmware patches and tariff tables updated remotely via PLC or RF link. IC Role / Device Role / Timing Role: High-endurance serial EEPROM used for infrequent but critical code/data updates in utility-grade meters. Use Value: 1 million erase/write cycles support >10 years of quarterly patch deployments without wear-out risk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46C-I/MS | VCC range 2.5–5.5 V; lower VPOR (1.5 V); supports extended temp (–40°C to +125°C) in E grade | Better suited for battery-powered or wide-input-range systems; enables automotive E-temp designs | Select 93LC46C-I/MS if supply voltage may dip below 4.5 V or if AEC-Q100 qualification is required. |
| 93AA46C-I/MS | VCC range 1.8–5.5 V; lowest operating voltage; identical pinout and instruction set | Enables ultra-low-power operation in coin-cell or energy-harvesting applications; not rated for 4.5–5.5 V-only systems | Choose 93AA46C-I/MS when system VCC can scale down to 1.8 V and extended low-voltage functionality is needed. |
Compared with 93LC46C-I/MS and 93AA46C-I/MS, the 93C46C-I/MS offers narrower VCC tolerance optimized for stable 5 V rails, higher VPOR for robustness against marginal supplies, and industrial-grade qualification - making it ideal for fixed-voltage industrial control where cost and simplicity outweigh wide-VCC flexibility.
Availability
93C46C-I/MS is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical device manufacturing requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for 93C46C-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93C46C-I/MS belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-pin-count embedded systems requiring reliable nonvolatile storage with minimal external components and industry-standard Microwire compatibility.
FAQ
What is the function of the ORG pin on the 93C46C-I/MS?
The ORG pin on the 93C46C-I/MS selects memory organization: logic high (VCC) configures 64 × 16-bit mode; logic low (VSS) configures 128 × 8-bit mode. This hardware-selectable feature eliminates firmware dependency for word-width adaptation. The 93C46C-I/MS requires a stable logic level on ORG at power-up and during operation - floating or undefined states may cause unpredictable behavior. No internal pull-up/down is provided.
Does the 93C46C-I/MS support true SPI communication?
No, the 93C46C-I/MS implements Microwire protocol - a subset of SPI - with strict 3-wire (CS, CLK, DI/DO) half-duplex operation and fixed instruction encoding. It lacks SPI mode bits (CPOL/CPHA), bidirectional MISO/MOSI separation, and standard SPI opcodes. Host firmware must follow Microwire timing (e.g., TCSL ≥250 ns, Start bit detection) and instruction set (READ=10b, WRITE=01b) defined in DS20001749K. Using an SPI peripheral in Microwire-compatible mode is possible but requires precise clock polarity/phase alignment.
What is the minimum VCC required for ERAL and WRAL operations on the 93C46C-I/MS?
The 93C46C-I/MS requires VCC ≥4.5 V for proper execution of ERAL (Erase All) and WRAL (Write All) commands, as explicitly specified in DS20001749K pages 8 and 11. Below 4.5 V, these commands will fail silently or produce incomplete erasure - no error flag is generated. This threshold is higher than the general operating range (4.5–5.5 V) and reflects the elevated voltage needed to drive internal charge pumps during bulk array operations. Always verify VCC stability before issuing ERAL/WRAL.
How does the Ready/Busy status work on the 93C46C-I/MS DO pin?
During erase or write cycles, the DO pin of the 93C46C-I/MS outputs Ready/Busy status only when CS is brought high after being low for ≥250 ns (TCSL). While busy, DO is logic low; when ready, DO goes high. DO returns to High-Z on CS falling edge. Status is invalid if CS remains low throughout the cycle. To poll correctly: assert CS high post-TCSL, sample DO on CLK rising edge, and repeat until high. The 93C46C-I/MS does not support interrupt-driven status - polling is mandatory.
Is the 93C46C-I/MS pin-compatible with other 93XX46C variants in MSOP-8 package?
Yes, the 93C46C-I/MS is pin-compatible with all 93XX46C variants (e.g., 93AA46C-I/MS, 93LC46C-I/MS) in the MSOP-8 package - same pin count, layout, and signal assignment (CS, CLK, DI, DO, VSS, ORG, NC, VCC). However, electrical differences exist: VCC ranges, VPOR thresholds, and temperature grades vary. Swapping requires validation of supply voltage, reset behavior, and ambient operating conditions - e.g., substituting 93C46C-I/MS with 93AA46C-I/MS risks malfunction below 4.5 V.
93C46C-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93C46C-I/MS FAQ
1.How can I place an order for 93C46C-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46C-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46C-I/MS reliable?
The price and inventory of 93C46C-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46C-I/MS is usually 5 days.
3.What payment methods are accepted for 93C46C-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46C-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46C-I/MS?
93C46C-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46C-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46C-I/MS?
For technical support, including 93C46C-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46C-I/MS requirements.
6.How does Aetrix verify that 93C46C-I/MS is sourced from the original manufacturer or authorized distributors?
All 93C46C-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46C-I/MS meets industry standards.
7.What is the process for return or replacement of 93C46C-I/MS?
All 93C46C-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 93C46C-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46C-I/MS part is unused and in its original packaging.
Return procedure for 93C46C-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46C-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

