Microchip Technology 93C46C-I/SN
- Part No.:
- 93C46C-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93C46C-I/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:368
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46C-I/SN from Microchip Technology Inc. is a 1 Kbit (128 × 8 or 64 × 16) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, ORG pin for runtime word-size selection, and industrial temperature range (−40°C to +85°C). It supports self-timed erase/write cycles, automatic ERAL/WRAL, and Ready/Busy status via DO pin. Used in embedded system configuration storage, sensor calibration data retention, and firmware parameter backup.
For engineers reviewing the 93C46C-I/SN datasheet, 93C46C-I/SN pinout, 93C46C-I/SN application, or 93C46C-I/SN equivalent, key selection criteria include VCC range (4.5–5.5 V), 8-/16-bit configurable organization, 1 million endurance cycles, 200-year data retention, and SOIC-8 package compatibility with legacy board layouts.
Technical Context
The 93C46C-I/SN implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals, where instruction execution begins on a Start condition (CS high + DI high at CLK rising edge). Its dual-organization memory array (128 × 8 or 64 × 16) is selected dynamically by the logic level on the ORG pin-tied to VCC for x16 mode or VSS for x8 mode.
Internal control logic enforces power-on write protection: VCC must exceed 3.8 V for reliable operation, and the device powers up in EWDS (Erase/Write Disable) state. All erase/write operations require prior EWEN command, and status polling is performed via DO pin after minimum TCSL (250 ns CS low time), with DO = 0 indicating busy and DO = 1 indicating ready.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (configurable as 128 × 8 or 64 × 16) |
| VCC operating range | 4.5 V to 5.5 V - ensures compatibility with 5 V logic systems and rejects brown-out corruption |
| Endurance | 1,000,000 erase/write cycles - supports frequent field updates in telemetry or calibration applications |
| Data retention | >200 years at 25°C - guarantees long-term nonvolatile storage without refresh |
| Max clock frequency | 3 MHz at VCC ≥ 4.5 V - enables fast configuration reads during boot-up sequences |
| Write cycle time | 2 ms (TWC) - defines minimum interval between successive write commands |
| Temperature range | −40°C to +85°C (Industrial grade) - validated for use in industrial controllers and automotive ECUs |
Pinout & Package
93C46C-I/SN is packaged in 8-lead SOIC (SN), with lead finish Matte Tin (Pb-free). Pin 1 is CS, Pin 2 is CLK, Pin 3 is DI, Pin 4 is DO, Pin 5 is VSS, Pin 6 is ORG (functional - selects 8-/16-bit mode), Pin 7 is NC (no internal connection), and Pin 8 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal logic |
| CLK (Pin 2) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence |
| DI (Pin 3) | Data Input | Receives Start bit, opcodes, addresses, and write data; requires external pull-down if shared with DO |
| DO (Pin 4) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS is low |
| VSS (Pin 5) | Ground | Reference return path for all I/O and internal circuitry |
| ORG (Pin 6) | Organization select | Logic high → 64 × 16 mode; logic low → 128 × 8 mode; must be externally biased |
| NC (Pin 7) | No internal connection | Not bonded; no electrical function; may be left floating or grounded per layout needs |
| VCC (Pin 8) | Power supply | 4.5–5.5 V input; internal POR triggers at ~3.8 V to prevent partial writes during power ramp |
Key Features
| Feature | Design Value |
|---|---|
| ORG pin configuration | Enables runtime selection between 8-bit and 16-bit data bus width without hardware change |
| Self-timed erase/write | Eliminates need for external timing control - internal logic manages auto-erase before write |
| ERAL and WRAL commands | Full-array erase (6 ms) and full-array write (15 ms) simplify factory programming and recovery |
| Ready/Busy status on DO | Allows polling-based flow control instead of fixed delays - reduces worst-case latency in real-time systems |
| Power-on/off data protection | Hardware-enforced lockout below 3.8 V VCC prevents corruption during power transitions |
Applications
| Industrial PLC Configuration Storage | Automotive Sensor Calibration Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during cold start and runtime reconfiguration. Use Value: 1 M endurance supports daily parameter updates over 10+ years; SOIC-8 footprint matches legacy controller PCBs. | Use Scenario: Retaining temperature-compensated offset/gain coefficients for oxygen or pressure sensors in engine control units. IC Role / Device Role / Timing Role: Calibration data repository read once per ignition cycle and written only during service-mode calibration. Use Value: >200-year data retention ensures coefficient validity across vehicle lifetime; −40°C to +85°C rating covers under-hood thermal extremes. |
| Medical Device Settings Backup | Consumer Appliance User Preference Storage |
Use Scenario: Preserving therapy settings (e.g., infusion rate, alarm limits) in portable infusion pumps after battery removal. IC Role / Device Role / Timing Role: Fail-safe parameter vault that retains data through power loss and reset events. Use Value: Hardware write-protection (EWDS/EWEN) prevents accidental overwrite during ESD events; 5.5 V max VCC aligns with medical-grade LDO outputs. | Use Scenario: Saving user-selected modes (e.g., spin speed, temperature, delay start) in washing machines and dishwashers. IC Role / Device Role / Timing Role: Persistent settings store updated on button press and read at power-on initialization. Use Value: 3 MHz interface speed enables sub-10 ms read time for responsive UI; SOIC-8 package simplifies automated assembly on white-goods PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46C-I/SN | VCC range 2.5–5.5 V; same pinout, ORG functionality, and instruction set | Supports wider voltage range including 3.3 V systems; lacks 5 V-only robustness of 93C46C | Select when interfacing with mixed-voltage or 3.3 V microcontrollers; verify VCC stability during brown-out conditions. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit, 2.5–5.5 V; no ORG pin; different command protocol | Requires SPI master instead of Microwire; no runtime word-size switching; higher write latency (5 ms) | Choose for SPI-native designs where Microwire compatibility is not required; validate DO/CS timing against AT25010B's CPOL/CPHA requirements. |
Compared with 93LC46C-I/SN and AT25010B-MAHL-T, the 93C46C-I/SN provides deterministic 5 V operation and hardware-configurable word width - critical for legacy industrial controllers using 5 V logic and variable data-width peripherals.
Availability
93C46C-I/SN is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, medical instrumentation, and consumer appliance design requiring stable component supply and long-lifecycle support.
Supply support for 93C46C-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The 93Cxx series was designed specifically for cost-sensitive, low-power serial EEPROM applications in industrial and automotive environments where reliability, wide temperature operation, and Microwire compatibility are essential.
FAQ
What is the function of the ORG pin on the 93C46C-I/SN?
The ORG pin on the 93C46C-I/SN selects memory organization: tied to VCC, it configures the device as 64 × 16 (x16 mode); tied to VSS, it configures as 128 × 8 (x8 mode). This pin is functional only on 'C' variants like the 93C46C-I/SN and is NC on 'A'/'B' versions. Proper biasing is mandatory - floating ORG causes undefined behavior. The 93C46C-I/SN uses this pin to maintain backward compatibility with both 8-bit and 16-bit host interfaces without redesign.
Does the 93C46C-I/SN support 3.3 V operation?
No, the 93C46C-I/SN does not support 3.3 V operation. Its specified VCC range is strictly 4.5 V to 5.5 V, and its power-on reset threshold is ~3.8 V. Attempting to operate below 4.5 V risks unreliable communication, incomplete writes, or data corruption. For 3.3 V systems, consider the 93LC46C-I/SN (2.5–5.5 V) or 93AA46C-I/SN (1.8–5.5 V), which share identical pinout and ORG functionality but differ in voltage specifications. The 93C46C-I/SN is optimized for legacy 5 V designs.
How do I read the Ready/Busy status from the 93C46C-I/SN?
To read Ready/Busy status from the 93C46C-I/SN, first ensure CS has been low for ≥250 ns (TCSL), then bring CS high while maintaining CLK and DI stable. The DO pin will output low (0) during active erase/write cycles and high (1) when complete. Status polling must occur after the falling edge of CS initiates the operation and before the next instruction. The 93C46C-I/SN does not support status read during CS low - DO remains High-Z in that state. Always clear status post-operation by issuing a Start bit followed by CS low.
What is the maximum clock frequency supported by the 93C46C-I/SN?
At VCC = 4.5–5.5 V, the 93C46C-I/SN supports a maximum clock frequency of 3 MHz (per Table 1-2, A1). This applies to all instructions - READ, WRITE, ERASE, ERAL, and WRAL. Clock timing margins (TCKH ≥ 200 ns, TCKL ≥ 100 ns) must also be met. Exceeding 3 MHz risks setup/hold violations, especially on DI and DO, leading to opcode misreads or corrupted data. The 93C46C-I/SN's 3 MHz limit reflects its 5 V CMOS process optimization - lower-voltage variants like 93LC46C reduce max frequency to 2 MHz at 2.5–3.0 V.
Can the 93C46C-I/SN be used in automotive applications?
The 93C46C-I/SN is rated for Industrial temperature range (−40°C to +85°C), not Automotive (−40°C to +125°C). While it may function in some under-dash locations, Microchip does not qualify or guarantee performance beyond +85°C. For automotive applications requiring AEC-Q100 compliance or extended temperature operation, use the 93C46C-E/SN (E-temp grade), which shares identical functionality and pinout but is tested to +125°C. The 93C46C-I/SN is appropriate for industrial control panels, HVAC systems, and commercial equipment where ambient temperatures remain within its specified range.
93C46C-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93C46C-I/SN FAQ
1.How can I place an order for 93C46C-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46C-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46C-I/SN reliable?
The price and inventory of 93C46C-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46C-I/SN is usually 5 days.
3.What payment methods are accepted for 93C46C-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46C-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46C-I/SN?
93C46C-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46C-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46C-I/SN?
For technical support, including 93C46C-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46C-I/SN requirements.
6.How does Aetrix verify that 93C46C-I/SN is sourced from the original manufacturer or authorized distributors?
All 93C46C-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46C-I/SN meets industry standards.
7.What is the process for return or replacement of 93C46C-I/SN?
All 93C46C-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93C46C-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46C-I/SN part is unused and in its original packaging.
Return procedure for 93C46C-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46C-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
