Microchip Technology 93C46CT-E/MNY
- Part No.:
- 93C46CT-E/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
93C46CT-E/MNY.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C46CT-E/MNY from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, and industrial-temperature operation (–40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL/WRAL support, and Ready/Busy status signaling via DO pin. Used for configuration storage in embedded controllers and power management ICs.
For engineers reviewing the 93C46CT-E/MNY datasheet, 93C46CT-E/MNY pinout, 93C46CT-E/MNY application, or 93C46CT-E/MNY equivalent, key selection criteria include VCC operating range (4.5–5.5 V), 8-bit fixed organization (no ORG pin), TSSOP-8 package compatibility, and 1 million endurance cycles with >200-year data retention.
Technical Context
The 93C46CT-E/MNY implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin present, confirming fixed 128 × 8-bit memory mapping. All instructions (READ, WRITE, ERASE, ERAL, WRAL) are initiated by a Start bit followed by opcode and address/data on rising CLK edges.
It uses internal auto-erase-before-write logic and supports status polling via DO during programming. Power-on reset circuitry disables write operations below 3.8 V, and EWEN/EWDS commands provide software-level write protection independent of VCC monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit organization; no ORG pin) |
| VCC operating range | 4.5 V to 5.5 V - requires stable ≥4.5 V for ERAL/WRAL execution |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, VCC = 5.0 V |
| Data retention | >200 years - specified under normal operating conditions |
| Write cycle time | 2 ms - self-timed erase+write for 93C-series devices |
| Max clock frequency | 3 MHz - at VCC ≥4.5 V; timing compliant with Microwire protocol |
| Temperature grade | Industrial (–40°C to +85°C) - not automotive-rated |
Pinout & Package
93C46CT-E/MNY is housed in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch and Pb-free Matte Tin finish. Pin 1 marked by laser dot; exposed pad not present in TSSOP variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; initiates instruction execution on rising edge |
| CLK | Serial Clock | Synchronizes all data transfers on rising edge; stoppable at any point without corruption |
| DI | Data Input | Accepts Start bit, opcodes, addresses, and write data; high impedance when not selected |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge |
| VSS | Ground | Reference for all I/O and internal logic; must be connected before VCC |
| NC | No Connection | Pin 7 - internally unconnected; no external tie required |
| VCC | Power Supply | 4.5–5.5 V supply; internal POR triggers at ~3.8 V; powers internal charge pump for write |
| ORG | Organization select | Not present - 'T' suffix confirms TSSOP-8 package; 'C' version would have ORG, but this is '93C46A'-equivalent (fixed 8-bit) |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control; 2 ms typical cycle time ensures predictable firmware delays |
| Ready/Busy status on DO | Enables polling-based write completion detection without additional hardware or interrupts |
| Automatic ERAL before WRAL | Guarantees full-array write integrity - no separate erase command needed before WRAL |
| EWEN/EWDS software protection | Prevents accidental writes during brown-out or noise events; device powers up in EWDS state |
| Power-on/off data protection | Hardware lockout below 3.8 V prevents corruption during power ramp-up/down sequences |
Applications
| Motor Control Configuration | Industrial Sensor Calibration |
|---|---|
Use Scenario: Storing motor commutation tables and PID tuning parameters in BLDC driver modules. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during boot and runtime reconfiguration. Use Value: Enables field-upgradable motor profiles without requiring MCU flash reprogramming or external programming tools. | Use Scenario: Retaining factory-calibrated offset/gain coefficients for analog temperature and pressure sensors. IC Role / Device Role / Timing Role: Dedicated calibration data repository with guaranteed 200-year retention and 1M-cycle endurance. Use Value: Eliminates recalibration labor during product lifetime; supports traceable metrology-grade sensor systems. |
| Power Supply Sequencing | Embedded Controller Bootloader Settings |
Use Scenario: Holding startup delay values, rail enable order, and fault timeout thresholds in multi-rail DC/DC controllers. IC Role / Device Role / Timing Role: Critical system initialization parameter store accessed prior to main processor boot. Use Value: Ensures deterministic power-up behavior across voltage tolerances and temperature extremes. | Use Scenario: Storing bootloader jump vectors, secure boot keys, and firmware update flags in microcontroller-based edge nodes. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory for first-stage boot logic. Use Value: Supports robust over-the-air (OTA) updates and cryptographic key persistence without MCU flash wear. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46BT-I/SN | 1.8–5.5 V VCC range; 64 × 16-bit organization; SOIC-8 package | Supports wider supply range and 16-bit word access; lacks 4.5–5.5 V optimization | Select if system operates below 4.5 V or requires 16-bit native access; verify layout compatibility with SOIC-8 footprint |
| AT25010B-SSHL-T | SPI interface (4-wire), 1.8–5.5 V, 128 × 8-bit, same endurance/retention specs | Requires SPI master instead of Microwire; no Ready/Busy pin - relies on WIP flag polling | Choose for SPI-native designs; note different instruction set and absence of DO status signaling |
Compared with 93C46CT-E/MNY, the 93LC46BT-I/SN offers broader VCC flexibility but requires hardware redesign for 16-bit data path handling, while the AT25010B-SSHL-T shifts interface architecture entirely - trading Microwire simplicity and DO status for SPI ubiquity and vendor ecosystem support.
Availability
93C46CT-E/MNY is available at Aetrix Electronics and suitable for motor control configuration, industrial sensor calibration, and power supply sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 93C46CT-E/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx series was designed specifically for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with minimal pin count and simple 3-wire control - targeting industrial, consumer, and computing peripherals.
FAQ
What is the memory organization of the 93C46CT-E/MNY?
The 93C46CT-E/MNY implements a fixed 128 × 8-bit organization. It belongs to the 'A' variant subgroup within the 93C46 family, meaning it has no ORG pin and does not support dynamic 8/16-bit switching. This is confirmed by its part number suffix 'T' (TSSOP-8) and absence of ORG functionality in the pinout table - unlike 'C' variants which require external logic on ORG to select word size. The 93C46CT-E/MNY is electrically and functionally identical to the 93C46A in memory mapping.
Does the 93C46CT-E/MNY support the WRAL (Write All) command?
Yes, the 93C46CT-E/MNY fully supports the WRAL command. As a member of the 93C46 family, it executes WRAL with a 15 ms self-timed cycle (TWL) when VCC is ≥4.5 V. The WRAL instruction automatically performs an ERAL cycle first, then writes the supplied 8-bit data to all 128 memory locations. Execution requires prior EWEN activation and will fail if VCC drops below 4.5 V during the command sequence - a constraint explicitly documented in DS20001749K-page 11.
What is the purpose of the NC pin on the 93C46CT-E/MNY?
The NC (No Connection) pin on the 93C46CT-E/MNY is Pin 7 in the TSSOP-8 package. Per Microchip's Pin Function Table (DS20001749K-page 12), this pin has no internal connection and must remain unconnected - neither tied high nor low. It exists due to package pinout standardization across the 93XX46 family (e.g., 'C' variants use Pin 6 for ORG, so Pin 7 is reserved as NC). Leaving it floating poses no functional risk and aligns with Microchip's recommended PCB layout practice.
How does the Ready/Busy status work on the 93C46CT-E/MNY DO pin?
The DO pin of the 93C46CT-E/MNY serves dual function: data output during READ and Ready/Busy status during programming. To poll status, CS must be brought high for ≥250 ns after initiating ERASE/WRITE/ERAL/WRAL, then sampled on DO - low indicates active programming, high indicates completion. After completion, issuing a Start bit followed by CS low clears the status latch. DO returns to High-Z on CS falling edge, and status is unavailable if CS remains continuously low throughout the cycle - per DS20001749K-page 7 and page 12.
Is the 93C46CT-E/MNY RoHS compliant and Pb-free?
Yes, the 93C46CT-E/MNY is RoHS compliant and features a Pb-free Matte Tin (Sn) finish, as stated in the Features section of DS20001749K-page 1. All packages in the 93XX46 series, including TSSOP-8 (ST), are Pb-free. The marking "3C46CT" on the device body (per DS20001749K-page 14) and the "/MNY" suffix in the full part number both denote Microchip's Pb-free packaging standard - consistent with JEDEC Level 3 moisture sensitivity and J-STD-020 compliance.
93C46CT-E/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
93C46CT-E/MNY FAQ
1.How can I place an order for 93C46CT-E/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C46CT-E/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C46CT-E/MNY reliable?
The price and inventory of 93C46CT-E/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C46CT-E/MNY is usually 5 days.
3.What payment methods are accepted for 93C46CT-E/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C46CT-E/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C46CT-E/MNY?
93C46CT-E/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C46CT-E/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C46CT-E/MNY?
For technical support, including 93C46CT-E/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C46CT-E/MNY requirements.
6.How does Aetrix verify that 93C46CT-E/MNY is sourced from the original manufacturer or authorized distributors?
All 93C46CT-E/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C46CT-E/MNY meets industry standards.
7.What is the process for return or replacement of 93C46CT-E/MNY?
All 93C46CT-E/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 93C46CT-E/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C46CT-E/MNY part is unused and in its original packaging.
Return procedure for 93C46CT-E/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C46CT-E/MNY Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

