Microchip Technology 93C56AT-E/OT
- Part No.:
- 93C56AT-E/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93C56AT-E/OT.pdf
- Description:
- IC EEPROM 2KBIT MIC WIRE SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C56AT-E/OT from Microchip Technology Inc. is a 2 Kbit (256 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, and industrial-temperature operation (–40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin. Used for nonvolatile parameter storage in embedded microcontroller systems.
For engineers reviewing the 93C56AT-E/OT datasheet, 93C56AT-E/OT pinout, 93C56AT-E/OT application, or 93C56AT-E/OT equivalent, key selection criteria include its dedicated 8-bit organization (no ORG pin), SOT-23-6 package, 2 ms write cycle time, 1 million endurance cycles, and compatibility with legacy Microwire controllers requiring strict timing compliance at VCC ≥ 4.5 V.
Technical Context
The 93C56AT-E/OT implements a synchronous serial interface with CS, CLK, and DI/DO pins - no ORG pin present, confirming fixed 8-bit word organization. Its internal architecture includes an address decoder, data register, mode decode logic, and output buffer, supporting READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions with clock-synchronized bit-level protocol.
Write operations are initiated by the rising edge of CLK on the final data bit (93C-series behavior), not CS falling edge. VCC detection threshold is 3.8 V for power-up protection, and all programming functions require prior EWEN command execution; device powers up in EWDS state. Standby current is ≤5 µA with CS = 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 Kbit (256 × 8-bit) - fixed x8 organization, no ORG pin; supports byte-level addressing without configuration overhead. |
| VCC range | 4.5 V to 5.5 V - requires stable 5 V rail; incompatible with 3.3 V or mixed-voltage systems without level shifting. |
| Write cycle time | 2 ms - self-timed; eliminates need for external timing control or polling delay estimation in firmware. |
| Endurance | 1,000,000 erase/write cycles - enables frequent calibration or logging use cases over product lifetime. |
| Data retention | 200 years - ensures long-term reliability in unpowered storage applications such as metering or industrial settings. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - interoperable with legacy MCU peripherals designed for National Semiconductor or early Microchip EEPROMs. |
| Temp range | –40°C to +85°C (Industrial grade) - validated for operation in extended ambient environments without derating. |
Pinout & Package
Package: SOT-23-6 (lead-free, matte tin finish), 2.9 mm × 1.6 mm footprint, surface-mount, thermal pad optional (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DO | Data Output / Ready-Busy indicator | Tri-state output; low = busy during erase/write, high = ready; must be sampled after TCSL ≥ 250 ns to read status. |
| VSS | Ground reference | Primary return path for all I/O and core logic; requires low-impedance connection to system GND plane. |
| DI | Data Input | Serial input for opcodes, addresses, and write data; synchronized to rising CLK edge; shares no internal bus with DO. |
| VCC | Power supply | 4.5–5.5 V only; internal POR circuit activates at 3.8 V; operation below this voltage disables all programming functions. |
| CS | Chip Select | Active-high enable; minimum 250 ns low time (TCSL) required between commands; deselects device into standby (≤5 µA ICCS). |
| CLK | Serial clock | Input clock for bit synchronization; max 3 MHz at 4.5–5.5 V; rising edge clocks in data and triggers write initiation on final bit. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing circuitry or software delay loops; firmware only needs to monitor DO for completion. |
| Automatic ERAL before WRAL | Ensures full-array write integrity without separate erase command; reduces firmware complexity and command sequence risk. |
| Power-on/off data protection | Hardware-enforced lockout below 3.8 V prevents corruption during brown-out or hot-plug events. |
| Ready/Busy status on DO | Enables efficient polling-based flow control without dedicated status lines or interrupt resources. |
| 1 M cycle endurance | Supports daily reconfiguration over 27 years (1000 cycles/year), suitable for field-updatable calibration tables. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs in utility-grade electricity meters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 200-year retention and immunity to power interruption during writes. Use Value: Prevents data loss during grid instability; eliminates need for backup capacitors or supercapacitors in cost-sensitive meter designs. | Use Scenario: Holding I/O mapping, PID loop coefficients, and safety thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Configuration memory accessed during boot and runtime updates via isolated RS-485 or CAN host interface. Use Value: Enables field reprogramming without firmware reflashing; supports versioned configuration sets with atomic WRAL capability. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and diagnostic trouble codes (DTCs) in 12 V automotive body control units. IC Role / Device Role / Timing Role: Low-pin-count EEPROM interfaced directly to 8-bit MCU with Microwire peripheral; operates across cold-crank voltage dips. Use Value: Maintains user preferences through battery disconnect; withstands 100,000+ ignition cycles due to 1M endurance rating. | Use Scenario: Storing sensor calibration offsets, usage counters, and regulatory audit trails in portable ultrasound or ECG devices. IC Role / Device Role / Timing Role: Secure, traceable nonvolatile memory for FDA-required data integrity; accessed during pre-use self-test sequences. Use Value: Meets IEC 62304 software lifecycle requirements for Class B medical devices; supports encrypted write-lock via EWDS command. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC56AT-I/SN | Same 256 × 8-bit organization, but wider VCC range (2.5–5.5 V); SOIC-8 package; no ORG pin. | Supports 3.3 V systems; larger footprint; lacks SOT-23 space efficiency. | Select when board has SOIC-8 real estate and requires dual-voltage compatibility. |
| AT25020B-MAHL-T | SPI interface (4-wire), 2 Kbit, 1.8–5.5 V, 8-lead TSSOP; no Ready/Busy pin - uses WIP flag in status register. | Requires SPI master instead of Microwire; different command set and timing model; no DO-driven status polling. | Select when migrating to SPI-based platforms or needing lower VCC operation down to 1.8 V. |
Compared with 93LC56AT-I/SN, the 93C56AT-E/OT offers tighter 5 V timing margins and smaller SOT-23 footprint but sacrifices voltage flexibility. Versus AT25020B-MAHL-T, it retains legacy Microwire compatibility and hardware-ready/busy signaling at the cost of interface modernization and voltage scalability.
Availability
93C56AT-E/OT is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC configuration, and automotive body control modules requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93C56AT-E/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 93Cxx series was designed specifically for cost-sensitive, low-pin-count embedded systems requiring reliable nonvolatile storage with minimal MCU resource usage and backward compatibility with Microwire protocols.
FAQ
What is the function of the ORG pin on the 93C56AT-E/OT?
The 93C56AT-E/OT does not have an ORG pin - it is an 'A'-version device with fixed 8-bit organization. The ORG pin exists only on 'C'-suffix variants (e.g., 93C56C) to select between x8 and x16 modes. On 93C56AT-E/OT, memory is permanently configured as 256 × 8-bit, simplifying PCB layout and firmware initialization.
Can the 93C56AT-E/OT operate at 3.3 V?
No. The 93C56AT-E/OT requires a minimum VCC of 4.5 V and maximum of 5.5 V. Its internal power-on reset (POR) circuit activates at 3.8 V, and operation below 4.5 V is outside specification. For 3.3 V systems, consider the 93LC56AT-I/SN (2.5–5.5 V range) or SPI alternatives like AT25020B.
How is the Ready/Busy status monitored on the 93C56AT-E/OT?
During erase or write operations, the DO pin outputs Ready/Busy status: logic low indicates ongoing programming, logic high indicates completion. To sample correctly, CS must be held low for ≥250 ns (TCSL), then brought high; DO becomes valid after TSV delay (≤500 ns). After completion, issuing a Start bit and lowering CS clears the status.
What is the maximum clock frequency supported by the 93C56AT-E/OT?
The 93C56AT-E/OT supports up to 3 MHz clock frequency when VCC is 4.5–5.5 V. This is specified in Table 1-2 (A1 parameter). At lower voltages (not applicable here), frequency is reduced - but since 93C56AT-E/OT is restricted to 4.5–5.5 V, 3 MHz is its absolute maximum operational clock rate.
Does the 93C56AT-E/OT support sequential read mode?
Yes. When CS remains high after a READ instruction, the 93C56AT-E/OT automatically increments the internal address counter and outputs subsequent bytes on DO without requiring new opcodes or addresses. This enables efficient bulk reads of configuration blocks or calibration tables with minimal MCU overhead.
93C56AT-E/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93C56AT-E/OT FAQ
1.How can I place an order for 93C56AT-E/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C56AT-E/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C56AT-E/OT reliable?
The price and inventory of 93C56AT-E/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C56AT-E/OT is usually 5 days.
3.What payment methods are accepted for 93C56AT-E/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C56AT-E/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C56AT-E/OT?
93C56AT-E/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C56AT-E/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C56AT-E/OT?
For technical support, including 93C56AT-E/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C56AT-E/OT requirements.
6.How does Aetrix verify that 93C56AT-E/OT is sourced from the original manufacturer or authorized distributors?
All 93C56AT-E/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C56AT-E/OT meets industry standards.
7.What is the process for return or replacement of 93C56AT-E/OT?
All 93C56AT-E/OT units undergo pre-shipment inspection (PSI). If there is an issue with 93C56AT-E/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C56AT-E/OT part is unused and in its original packaging.
Return procedure for 93C56AT-E/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C56AT-E/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
