Microchip Technology 93C76BT-I/OT
- Part No.:
- 93C76BT-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93C76BT-I/OT.pdf
- Description:
- IC EEPROM 8KBIT MIC WIRE SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,512
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C76BT-I/OT from Microchip Technology is an 8Kbit, 4.5–5.5V serial EEPROM with 1024 × 8-bit organization, Microwire-compatible 3-wire interface (CS/CLK/DI/DO), and industrial temperature range (–40°C to +85°C). It features self-timed erase/write cycles, 1M endurance, >200-year data retention, and power-on/off data protection - used in embedded system configuration storage, sensor calibration memory, and firmware parameter backup.
For engineers reviewing the 93C76BT-I/OT datasheet, 93C76BT-I/OT pinout, 93C76BT-I/OT application, or 93C76BT-I/OT equivalent, key selection considerations include its fixed 8-bit word size (no ORG pin), absence of PE/ORG pins, SOT-23-6 package constraints, VCC-dependent timing (max 3 MHz at 4.5–5.5V), and compatibility with legacy Microwire controllers requiring CS-active-high, rising-edge clocking, and Ready/Busy polling via DO.
Technical Context
This device implements a synchronous serial Microwire protocol with Start-bit detection, opcode-driven instruction set (READ/ERASE/WRITE/ERAL/EWEN/EWDS), and status reporting via DO pin during programming. It uses internal auto-erase before write and supports sequential read when CS remains high.
Unlike 'C' variants, the 93C76B and 93C76T subtypes lack ORG and PE pins - confirming fixed 8-bit organization and always-enabled programming. Its SOT-23-6 footprint (pinout: DO/VSS/DI/VCC/CS/CLK) mandates careful PCB layout for signal integrity on DI/DO lines and stable VCC decoupling near pin 4.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8-bit) - provides 1 KB of nonvolatile user storage for configuration registers or calibration tables. |
| VCC Range | 4.5 V to 5.5 V - requires regulated 5V supply; not compatible with 3.3V or wide-voltage systems without level shifting. |
| Clock Frequency | Up to 3 MHz - enables fast writes (~2 ms per byte) but demands clean CLK edges and controlled trace impedance. |
| Endurance | 1,000,000 erase/write cycles - suitable for field-updatable parameters updated daily over 27 years. |
| Data Retention | Greater than 200 years at 25°C - ensures long-term reliability in unpowered storage applications. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - interoperable with legacy microcontrollers lacking SPI hardware but supporting bit-banged Microwire. |
| Temperature Range | –40°C to +85°C (Industrial grade) - validated for use in automotive ECUs, industrial HMIs, and outdoor metering equipment. |
Pinout & Package
Package: SOT-23-6 (6-lead small-outline transistor package), Pb-free matte tin finish, body dimensions 2.9 mm × 1.6 mm × 1.1 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (DO) | Data Output / Ready-Busy Indicator | Tri-state output delivering read data or logic-low during erase/write; must be pulled up externally for proper status polling. |
| 2 (VSS) | Ground Reference | Primary return path for all internal circuitry; requires low-inductance connection to system ground plane. |
| 3 (DI) | Data Input | Accepts Start bit, opcodes, addresses, and write data on CLK rising edge; shares no internal bus with DO. |
| 4 (VCC) | Power Supply | 4.5–5.5V input; requires local 0.1 µF ceramic decoupling capacitor placed within 2 mm of pin. |
| 5 (CS) | Chip Select | Active-high enable; must remain low ≥250 ns between instructions to reset internal state and avoid spurious commands. |
| 6 (CLK) | Serial Clock Input | Rising-edge synchronized timing source; tolerant of halted clocks mid-transfer but requires min TCKH/TCKL per VCC. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycles | Eliminates need for external timing control - WRAL completes in 15 ms, ERAL in 6 ms, WRITE in 2 ms, enabling deterministic firmware flow. |
| Power-on/off data protection | Hardware lockout below 3.8 V VCC prevents corruption during brown-out or hot-plug events without software intervention. |
| Ready/Busy status via DO pin | Enables efficient polling instead of fixed delays - reduces average write latency by up to 70% in interrupt-driven systems. |
| Sequential read mode | Allows reading full 1024-byte array with single CS assertion and 22 × 1024 clocks - cuts I/O overhead vs. random-access reads. |
| 100% tested AC/DC parameters | Guarantees timing compliance across full industrial temperature range - avoids marginal operation in thermally stressed environments. |
Applications
| Industrial Sensor Calibration | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed infrequently during commissioning or recalibration; operates at 100 kHz clock during setup. Use Value: Eliminates manual potentiometer adjustment and enables digital calibration traceability across production batches. |
Use Scenario: Holding seat position memory, mirror angle presets, and lighting configuration in 12V automotive body domain controllers. IC Role / Device Role / Timing Role: Low-power parameter store powered directly from vehicle battery via LDO; withstands load-dump transients due to VCC lockout. Use Value: Survives ignition cycling and maintains user preferences without supercapacitor backup or FRAM cost premium. |
| Medical Device Configuration | Smart Energy Meter Firmware Patch |
Use Scenario: Retaining regulatory-compliant operational limits (e.g., max infusion rate, alarm thresholds) in portable infusion pumps. IC Role / Device Role / Timing Role: Secure settings storage isolated from main MCU flash; accessed only during service mode via authenticated command sequence. Use Value: Meets IEC 62304 SW safety requirements by separating critical configuration from executable code space. |
Use Scenario: Storing field-deployed firmware patch metadata (version, CRC, activation timestamp) in utility-grade electricity meters. IC Role / Device Role / Timing Role: Write-once patch tracking memory; erased and rewritten only during OTA update validation phase. Use Value: Prevents partial or corrupted updates by validating patch integrity before committing to main flash, leveraging 1M-cycle endurance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC76BT-I/OT | Wider VCC range (2.5–5.5 V); same 8-bit organization, SOT-23-6 package, and pinout. | Supports 3.3V systems without level shifters; lower VCC threshold enables direct connection to mixed-voltage MCUs. | Select when migrating to 3.3V platforms or requiring brown-out tolerance down to 2.5V. |
| AT25080B-MAU-10UQ-1250 | SPI interface (4-wire), 8Kbit, SOIC-8 package; 1.8–5.5 V operation; 20 MHz max clock. | Requires different firmware driver (SPI vs. Microwire); larger footprint but higher throughput and better noise immunity. | Select when upgrading communication speed or consolidating to SPI-peripheral MCU families. |
Compared with 93LC76BT-I/OT, the 93C76BT-I/OT offers tighter VCC regulation assurance above 4.5V but sacrifices 3.3V compatibility; versus AT25080B, it retains legacy Microwire support and smaller SOT-23 footprint at the cost of bandwidth and package standardization.
Availability
93C76BT-I/OT is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, and medical device configuration requiring stable component supply across extended lifecycle programs.
Supply support for 93C76BT-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, serving industrial, automotive, and consumer markets with high-reliability semiconductor products.
The 93Cxx EEPROM family was designed for cost-sensitive, low-pin-count embedded systems needing robust nonvolatile storage with minimal external components and proven Microwire compatibility.
FAQ
What is the memory organization of the 93C76BT-I/OT?
The 93C76BT-I/OT has a fixed 1024 × 8-bit (8 Kbit) organization. Unlike 'C'-suffix variants, it lacks an ORG pin and therefore does not support 16-bit word mode. This makes it functionally identical to the 93C76A variant - optimized for byte-oriented access in legacy Microwire systems where address space efficiency is prioritized over word alignment.
Does the 93C76BT-I/OT have a Program Enable (PE) pin?
No, the 93C76BT-I/OT does not include a PE pin. As confirmed in the Device Selection Table and Pin Function Table, PE is exclusive to 'C'-suffix parts (e.g., 93C76C). The 93C76BT-I/OT is a 'B'-type variant - meaning programming is always enabled, and write protection must be implemented externally via firmware command sequencing (EWEN/EWDS) or system-level access control.
What package type is used for the 93C76BT-I/OT?
The 93C76BT-I/OT uses the SOT-23-6 package (designated 'OT' in Microchip's packaging code), with pin 1 = DO, pin 2 = VSS, pin 3 = DI, pin 4 = VCC, pin 5 = CS, and pin 6 = CLK. This 6-lead surface-mount package measures 2.9 mm × 1.6 mm and supports reflow soldering per JEDEC J-STD-020.
Can the 93C76BT-I/OT operate at 3.3V?
No, the 93C76BT-I/OT is specified only for 4.5–5.5V operation. Attempting to power it at 3.3V will result in undefined behavior, failed writes, or inability to enter programming mode. For 3.3V systems, consider the pin-compatible 93LC76BT-I/OT (2.5–5.5V) or redesign with level-shifting circuitry - though the latter adds complexity and timing risk.
How is Ready/Busy status monitored on the 93C76BT-I/OT?
Ready/Busy status is reported on the DO pin: logic low indicates ongoing erase/write activity; logic high signals completion. To sample status, assert CS high after ≥250 ns low time (TCSL), then clock one or more dummy cycles - DO will reflect status on the first rising CLK edge. Status clears automatically after CS goes low post-operation.
93C76BT-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 512 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93C76BT-I/OT FAQ
1.How can I place an order for 93C76BT-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C76BT-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C76BT-I/OT reliable?
The price and inventory of 93C76BT-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C76BT-I/OT is usually 5 days.
3.What payment methods are accepted for 93C76BT-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C76BT-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C76BT-I/OT?
93C76BT-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C76BT-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C76BT-I/OT?
For technical support, including 93C76BT-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C76BT-I/OT requirements.
6.How does Aetrix verify that 93C76BT-I/OT is sourced from the original manufacturer or authorized distributors?
All 93C76BT-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C76BT-I/OT meets industry standards.
7.What is the process for return or replacement of 93C76BT-I/OT?
All 93C76BT-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 93C76BT-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C76BT-I/OT part is unused and in its original packaging.
Return procedure for 93C76BT-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C76BT-I/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
